Ethernet Flexes Network Muscles
Spec lets users dial in desired data rates
Rick Merritt, EETimes
10/3/2016 11:01 AM EDT
SANTA CLARA, Calif. — A new generation of Ethernet silicon is in the works that could help further spread use — especially in optical backbone networks — of the already widely adopted networking technology. Flexible Ethernet enables chips that can dial in different data rates as needed.
A preliminary spec for Flexible Ethernet at 100 Gbits/second rates was formally set by the Optical Internetworking Forum earlier this year. The OIF will fill in that spec with more details and support for 25G, 200G and 400G rates in a 2.0 effort expected to start in November.
Multiple vendors demonstrated FPGA-based implementations of the technology at optical networking events earlier this year. Support in next-generation ASICs and DSPs is said to be in the works with first products rolling next year and broad availability expected in 2018.
The technology solves several problems.
Users across the complex networking landscape are finding needs for specific data rates not currently supported in standards that can take years to define. More specifically, big data center operators need flexibility to ensure they can fill up long-distance optical links, the most expensive part of their networks and the part that takes the longest to upgrade.
E-mail This Article | Printer-Friendly Page |
Related News
- Achronix Pushes the Boundaries of Networking with 400 GbE and PCIe Gen 5.0 for SmartNICs
- 1G Ethernet PHY IP Cores solution for all your Gigabit network applications is available for immediate licensing
- Avery Announces 800G Ethernet VIP virtual network co-simulation platform, enabling SoC pre-silicon validation in real networked application environments
- IEEE Publishes IEEE 802.3cc-2017 25 Gb/s Ethernet Standard for Enhanced Enterprise and Metro Network Applications Over Fiber
- Comcores provide Flexible Ethernet Switch IP Design Optimized for switching in C-RAN and Next-Generation LTE Advanced Networking Equipment
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing