55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
ATopTech Responds to Recent Court Ruling in Copyright Case
SANTA CLARA, California, December 29, 2016 – ATopTech, Inc. announced today that a December 21, 2016 court ruling applies narrowly to older versions of its Aprisa software and does not affect newer or future versions of the popular place-and-route engine. In the ruling, the Federal Court in San Francisco, Calif. enjoined ATopTech from using a certain set of input command terms and report formats that existed in versions of its Aprisa software. These formats were the subject of a copyright trial in March, 2016. The specific set of command terms and formats that were at issue in the copyright trial no longer exist in versions of Aprisa released after version 15.10 (first released in Oct. 2015).
The injunction also does not apply to ATopTech customers, but only to ATopTech supporting these older versions. The court ruling does not affect ATopTech's ability to develop, distribute and support current or future versions of the Aprisa software. ATopTech support for versions before 15.10 will continue through March 19, 2017.
About ATopTech
ATopTech, Inc. is the technology leader in IC physical design. ATopTech's technology offers the fastest time to design closure focused on advanced technology nodes. The use of state-of-the-art multi-threading and distributed processing technologies speeds up the design process, resulting in unsurpassed project completion times. For more information, see www.atoptech.com
|
Related News
- Jury Finds in Favor of Synopsys in ATopTech Copyright Infringement Case
- Taiwan's Intellectual Property and Commercial Court Announced Its Ruling on UMC and Other Defendants with Respect to Micron Case
- Synopsys Obtains Injunction in Copyright Suit Against ATopTech
- Toshiba Responds To Trial Court Ruling On Post-Trial Motions In U.S. Trade Secret Lawsuit On NAND Flash Technologies
- MOSAID Technologies: Court Issues Summary Judgement Ruling in Infineon Patent Case
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |