Codasip Expands its Global Reach by Signing Channel Partnerships throughout Asia
Campbell, California – September 10th, 2018 – Codasip, the leading supplier of RISC-V® embedded processor IP, today announced that it has signed new reseller representative agreements with leading firms in China, Taiwan, Japan, and India.
New strategic partnerships were formed with Shanghai Jiatao, Maojet Technologies of Taiwan, Delphinium Technologies of Bengaluru, India, and Japan Marketing Office to assist Codasip in reaching the rapidly expanding Asia markets.
“Adding these great companies to our partner roster demonstrates our commitment to making Codasip the premier provider of RISC-V processors,” stated Karel Masařík, founder and CEO of Codasip. “RISC-V momentum is growing and we are uniquely positioned for success with a global presence and a strategy of delivering configurable RISC-V-based products and development tools.”
Codasip aims to have the most comprehensive portfolio of RISC-V processor IP in the industry, which is achieved by employing the Codasip Studio processor development tools to continually bring new cores to market. The unique toolset also helps customers differentiate their products by automatically tailoring their processor IP to design and software requirements – and it does so with less cost and risk than with using general-purpose components.
Studio dramatically simplifies the process of tailoring a processor solution and delivering potentially enormous performance improvements. Further, end users can exploit the power of Studio themselves to build their own unique RISC-V processor that is just right for their application.
About RISC-V
RISC-V (pronounced “risk-five”) is an open, free ISA enabling a new era of processor innovation through open standard collaboration. Born in academia and research, RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.
For more information about RISC-V, visit www.riscv.org.
About Codasip
Codasip delivers leading-edge processor IP and high-level design tools, providing ASIC designers with all the advantages of the RISC-V open ISA, along with the unique ability to automatically optimize the processor IP. As a founding member of the RISC-V Foundation and a long-term supplier of LLVM and GNU-based processor solutions, Codasip is committed to open standards for embedded processors. Formed in 2006 and headquartered in Brno, Czech Republic, Codasip currently has offices in the US and Europe, with representatives in Asia and Israel.
For more information about Codasip’s products and services, visit www.codasip.com.
|
Codasip Hot IP
Related News
- SmartDV and NSITEXE Sign Agreement to Deploy NSITEXE's RISC-V 32bit CPU Core throughout North America, China, India, Taiwan
- DarbeeVision Enters Into Channel Partnerships in Taiwan, Japan and Korea
- Sonics Expands Presence in China and Taiwan and Appoints Mac Hale Vice President of Asia Operations
- IPextreme Expands Global Presence with Three New Representatives: Maojet in Taiwan; Progate in Korea; and Sital in Israel
- eASIC Expands Global Presence by Adding New Channel Partners in Asia
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |