Arasan to demonstrate its I3C Host and Device IP and participate at the I3C Interoperability Session at the 2018 MIPI Devcon in Seoul
Arasan Chip Systems a leading provider of mobile storage IP will demonstrate its I3C℠ Host and Device IP while also participating at the I3C℠ Interop Workshop at MIPI Devcon Seoul.
Oct 16, 2018, San Jose, CA -- Arasan today announced that it will demonstrate it’s Total IP Solution for MIPI I3C℠ Specifications with its I3C Host IP, I3C Device IP, I3C software and I3C HDK at the MIPI Devcon to be held in Seoul between the dates of Oct 15-19, 2018. The demonstration will be part of Arasans booth at the exhibits area. Arasan is also participating at the MIPI I3C℠ Interop Workshop.
“Furthering compliance, especially with regard to emerging standards like I3C is a priority at Arasan. Our continued participation at the I3C℠ Interop Workshops, including this one at MIPI Devcon Seoul will further our goal to ensure compliance and interoperability of our products while also enabling standards adoption. ” said Prakash Kamath, CTO at Arasan.
Arasan’s I3C IP Cores and software have been seamlessly integrated with its MIPI CSI IP and D-PHY IP for camera control.
Arasan has been a contributor member of the MIPI Association since 2004 . We announced the Industry’s first I3C Host Controller IP compliant with the I3C℠ HCI℠ Specifications Ver 1.0. Arasan today offers the broadest MIPI IP Portfolio with over a billion Arasan MIPI IP based chips in production.
Availability
The Arasan MIPI I3C Host IP, I3C Slave IP, I3C Software and I3C HDK are all available to license immediately.
About Arasan
Arasan Chip Systems is a leading provider of Total IP Solutions for mobile, automobile and Drone SoC’s. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interface IP, verification IP, HDK, software and optional customization services for mobile connectivity and storage standards. Arasan’s Total IP products serve system architects and chip design teams in applications that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.
|
Arasan Chip Systems Hot IP
Related News
- Arasan to demonstrate its MIPI DSI, CSI, C-PHY and D-PHY IP Cores at the 2018 MIPI Member Meeting Asia
- Synopsys and Mellanox Demonstrate Complete PCI Express 4.0 Host and Device System Interoperability
- Arasan furthers the compliance of their I3C IP with its participation in the I3C Interop at MIPI Member Meeting
- Arasan Chip Systems announces Immediate availability of MIPI I3C PHY I/O IP
- Arasan Announces MIPI I3C IP Cores compliant to the MIPI I3C Specifications v1.1
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |