Arm's Data Center Two Step
Smart offload chips point the way to servers
By Rick Merritt, EETimes
November 5, 2018
Arm put smart offload processors in the spotlight at its annual developers’ conference because they are stepping stones to its data center ambitions. The cloud is the latest target for the still-small designer of cores that investor Softbank is betting will be a semiconductor giant someday.
The name is a relatively new handle, but the chips have been around for years. They first emerged as TCP offload engines more than 15 years ago. Now, they sometimes ride network interface cards called smart NICs.
Along with the new smart names, the chips have taken on more jobs. Today, they handle a flexible basket of security, storage, and virtualization tasks.
E-mail This Article | Printer-Friendly Page |
|
Arm Ltd Hot IP
Related News
- Synopsys Launches Industry's First Complete 1.6T Ethernet IP Solution to Meet High Bandwidth Needs of AI and Hyperscale Data Center Chips
- Cadence Collaborates with Arm to Accelerate Neoverse V2 Data Center Design Success with Cadence AI-driven Flows
- NVIDIA Collaborates With SoftBank Corp. to Power SoftBank's Next-Gen Data Centers Using Grace Hopper Superchip for Generative AI and 5G/6G
- Ventana Introduces Veyron, World's First Data Center Class RISC-V CPU Product Family
- Cadence Palladium Z2 Enterprise Emulation Platform Accelerates Microchip's Data Center Solutions SoC Development
Breaking News
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- EDA toolset parade at TSMC's U.S. design symposium
- Altera in negotiation on private equity partner
- Arm China's ex-CEO sets up RISC-V company
- CAN FD Controller & LIN 2.1 Controller IP Cores, Available for Immediate Licensing with Proven Automotive Compatibility
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- TSMC plans 1.6nm process for 2026
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process