MIPI C-PHY v1.2 D-PHY v2.1 TX 2 trios/2 Lanes in TSMC (16nm, 12nm, N5)
Racyics extends its Silicon Proven ABB IP Portfolio
Dresden, Germany − February 25, 2019 − Clock generation is an essential part of every SoC. That’s why Racyics extends its silicon proven, fully Adaptive Body Bias enabled IP offering by adding
Related |
ULP 10MHz Clock-Generator - GLOBALFOUNDRIES 22FDX ULP Clock-Generator - GLOBALFOUNDRIES 22FDX |
- an Ultra-Low-Voltage fast lock-in ADPLL enabled for ABB and DVFS; supply voltage from 0.4V to 0.8V with up to 1 GHz and power consumption as low as 100 µW at 100 MHz; 0.5V operation.
- a 10 MHz, 5µW Ultra-Low-Power ADFLL Clock generator with flexible reference input clock from 32kHz to 1 MHz; suitable for Racyics’ Adaptive Body Bias solution .
|
Related News
- Cadence Successfully Tapes Out Tensilica SoC on GLOBALFOUNDRIES 22FDX Platform Using Adaptive Body Bias Feature
- GLOBALFOUNDRIES Accelerating Innovation in IoT and Wearables with Adaptive Body Bias Feature on 22FDX Platform
- GLOBALFOUNDRIES and Dolphin Integration to Deliver Differentiated FD-SOI Adaptive Body Bias Solutions for 5G, IoT and Automotive Applications
- Virage Logic Expands Silicon Proven 40-Nanometer Embedded Memory and Logic Library IP Portfolio to Low Power Processes
- T2M-IP Unveils the 12-bit 4Gsps ADC Silicon-Proven IP Core with Cutting-Edge Features, Silicon Proven and Ready to License
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
E-mail This Article | Printer-Friendly Page |