Synopsys to Showcase Optimized Solutions for Arm-based Designs at Arm TechCon 2019
MOUNTAIN VIEW, Calif., Oct. 4, 2019 -- Synopsys, Inc. will showcase its industry-leading Fusion Design Platform™, Verification Continuum™ Platform, DesignWare® IP, and software integrity solutions at Arm® TechCon at the San Jose Convention Center in San Jose, California, October 8th to 10th. Synopsys offers optimized solutions and expert professional services to accelerate innovation throughout the Arm-based product design flow.
Visit Synopsys Booth 831 at Arm TechCon 2019
Synopsys will provide several demonstrations at its booth and present technical sessions over the course of the conference. Synopsys' sessions on Wednesday, October 9 in room 210 B are free of charge to conference attendees. Synopsys' demonstrations in its expo booth at Arm TechCon 2019 will include DesignWare IP for CCIX and PCI Express, Optimized PPA and Faster TTR for Arm-based SoCs with Fusion Technology™, Verification Continuum, and Secure, High-Quality Software demos.
Synopsys-Arm Collaboration Technical Sessions—Wednesday, October 9, Room 210B
- Session: A Holistic Approach to Creating Reusable and Scalable Verification Solutions for Designing Artificial Intelligence/Machine Learning SoCs
Speaker: Satyapriya Acharya, Synopsys
Time: 11:30 a.m.–12:20 p.m. PT - Session: Synopsys Fusion Compiler for Next-generation "Hercules" Processor Core in Samsung 5nm Technology
Speakers: Leah Schuth, Arm and Dale Lomelino, Synopsys
Time: 1:30 p.m.–2:20 p.m. PT - Session: Accelerate Power and Rail Integrity Closure on the Latest Arm v8-A Processors with In-Design RedHawk Fusion
Speakers: Annapoorna Krishnaswamy, ANSYS and Rahul Deokar, Synopsys
Time: 2:30 p.m.–3:20 p.m. PT - Session: UHD Embedded Displays Using Arm DPU and Synopsys IP Solutions
Speakers: Vassilis Androutsopoulos, Arm and Malte Doerper, Synopsys
Time: 3:30 p.m.–4:20 p.m. PT - Session: Shift-Left, Shift-Right, or Run Security Through the Middle?
Speaker: Chris Clark, Synopsys
Time: 4:30 p.m.–5:20 p.m. PT
Conference Sessions
- Session: Optimizing System Performance of Server-based Platforms Involving MMU600
Speakers: Tim Kogel, Nitin Gupta, Sakshi Arora, Vikrant Kamboj
Time: Tuesday, October 8, 4:30 p.m.–5:20 p.m. PT, Executive Ballroom 210F - Session: Harnessing ML at the Edge: Integrating the Arm NPU Using Virtual Platforms
Speakers: Nitin Gupta, Tim Kogel, Pareena Verma
Time: Wednesday, October 9, 3:30 p.m.–4:20 p.m. PT, Executive Ballroom 210G - Session: Best Practices Using Synopsys Fusion Technology to Achieve High-performance, Energy-efficient Implementations of the Latest Arm Processors in TSMC 7-nanometer FinFET (7FF) Process Technology
Speaker: Michael Montana
Time: Wednesday, October 9, 4:30.–5:20 p.m. PT, Executive Ballroom 210A
Visit the Arm TechCon event page for more details. Register for a free expo pass, or all-access conference pass to Arm TechCon 2019 at https://www.armtechcon.com/registration/ and use promo code 19ARM2SYN15 for a 15% discount.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys to Showcase Optimized Solutions and Expert Services for Arm-based Designs at Arm TechCon 2018
- Synopsys and ARM Expand Collaboration to Accelerate Software Development for ARM-based Designs
- Moortec to Showcase its Latest Embedded PVT Monitoring IP for 40nm-5nm at the 2019 ARM TechCon in San Jose
- ARM and Mentor Graphics Define Comprehensive Test Methodology for Arm-Based Designs
- Synopsys Enables Optimized High-Performance Energy-Efficient ARM Processor-based Designs
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |