Intento Design announces the launch of ID-Calibre, an ID-Substrate extension for behavioural TCAD simulation on a complete AMS chip
Bankruptcy in July 2023
Paris, July 30, 2020: Intento Design, a rising EDA startup founded in 2015, provides innovative AI-based tools for analog design acceleration. Born from 25 years of research, the company aims to revolutionize traditional analog design methodology, enabling our customers to produce first-time-right AMS chips in a significantly shorter time.
After the launch of ID-Substrate, a reliability tool for early detection and prevention of all substrate parasitics, Intento Design presents ID-Calibre, an AI-based calibration tool (full release before the end of 2020). While ID-Substrate models a substrate of a complete chip as an active 3D physical model in just a few seconds, ID-Calibre calibrates the extracted substrate model for any foundry design kit, melding AI/ML with semiconductor physics. This addition answers the industry need for fast and accurate early failure prediction, critical in automotive/aerospace, as well as power management, medical, and defence applications.
Ramy Iskander, CEO & founder of Intento Design, clarifies how ID-Calibre opens new market opportunities, “ID-Calibre eliminates the need for empirical calibration or test structure fabrication, effectively bringing better market competitiveness and increased ROI to IDMs, fabless, and design houses.”
Iskander adds, “Think of ID-Substrate/ID-Calibre as a behavioural TCAD simulation of a complete AMS chip 1000x faster than traditional TCAD finite element methods”.
The introduction of ID-Calibre will further accelerate accurate prediction of all potential substrate failure areas detected by IDSubstrate, while also eliminating test structure fabrication and foundry measurement expenses.
The images below illustrate how ID-Substrate/ID-Calibre set predicts substrate failures and guides layout adjustment before tape-out and fabrication. A power-on-reset signal is systematically generated when the chip is powered on. ID-Substrate analysis detected the problem area and layout adjustment was performed to protect the POR block from minority carriers induced by the output driver resistor switch. The extraction time was 1.606 seconds for a total of 2016 diodes, 8283 resistors, and 3309 homojunctions.
PowerOnReset Signal Generator: Left – minority carrier propagation detected, Right – correction made by layout adjustment.
All actors of the semiconductor ecosystem, from foundries to design houses, can profit from ID-Substrate/ID-Calibre to immunize their chips against substrate failures, thus boosting their ROI and shortening time-to-market.
|
Related News
- QC Design announces launch of fault-tolerance design automation tool Plaquette+ and first sale to QuiX Quantum
- Xylon Offers ARTIEYE - a Complete Technology Suite for Customizable AI-based Driver Monitoring Systems
- NEO Semiconductor Releases Technology CAD (TCAD) Simulation Data for Ground-Breaking 3D X-DRAM
- semify announces the upcoming launch of SmartWave: A tool providing instant connection to any device
- Cadence AI-Based Virtuoso Studio Certified for Samsung Foundry PDKs for Mature and Advanced Nodes
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
E-mail This Article | Printer-Friendly Page |