32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Allegro DVT Extends Leadership in 8K Video Decoding IP
September 24, 2020 -- Allegro DVT, the leading provider of video semiconductor IP and video compliance streams, today announced the release of its AL–D300 family of multi-format 8K60 video decoder IPs. This complete family of multi-format video decoder IP cores enables customers to support video decoding at rates of up to 8K60 and beyond in a compact implementation optimized to a range of end market applications.
Utilizing its foundation architecture approach, the company can rapidly configure a functional implementation before the final physically targeted HDL is created. This approach has already been used for Allegro’s solutions up to and including 8K30 and 4K120 and has now been taken to the next level with the D300 family. Further information on this approach is being presented at the Design & Reuse organized IP SOC China 2020 virtual event and will also be available on the company’s website.
When interviewed about the news, Nouar Hamze, CEO of Allegro DVT responded that “The D300 family of dynamic video decoder IP cores is the culmination of both engineering and marketing effort in bringing together the requirements of vastly different applications and generating solutions that are optimal in terms of power, performance and area for our end customers.” Nathalie Brault, VP Marketing and Business Development, added further that “The flexibility of Allegro’s architecture has allowed us to meet the needs of 8K60 decoding requirements across multiple formats and is extendible beyond 8K for evolving 16K and 120fps applications.”
|
Allegro DVT Hot IP
Related News
- Allegro DVT Launches a New Generation of High-Performance Multi-Format Video Encoder IP for 4K/8K Video Resolutions
- Allegro DVT Reconfirms Industry Leadership in Compliance Streams, Extends Its HEVC Test Suites
- Allegro DVT Fosters Adoption of MPEG-5 LCEVC Video Codec, Releases a Full Range of LCEVC Products
- Allegro DVT and Beamr Announce the World's First Content-Adaptive Silicon IP Video Encoder
- Allegro DVT Releases New Versions of its Encoder and Decoder IPs with Support for 12-bit sample size and 4:4:4 Chroma Format
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |