MIPI C-PHY v1.0 D-PHY v1.2 RX 2 trios/2 Lanes in TSMC (12nm, N5)
IBM Unveils World's First 2 nm Chip
By Sally Ward-Foxton, EETimes (May 6, 2021)
IBM has unveiled the world’s first 2 nm chip, built at its R&D facility in Albany, New York. The test chip features gate-all-around transistors built with IBM’s nanosheet technology. Overall, IBM says the new process technology will enable 2 nm chips to achieve 45% higher performance or 75% lower power consumption than state-of-the art 7 nm chips in production today.
IBM was also first to demonstrate 7 nm and 5 nm test chips. The test chip IBM showed today features about 50 billion transistors and uses nanosheet structures as part of a gate-all-around (GAA) transistor, the new transistor architecture heralded as the solution to the scaling limitations of its predecessor, the FinFET.
FinFET was commercially introduced by Intel for the 22 nm node in 2011. GAA transistors replace FinFET’s fin with three wires, surrounded on all sides by the gate material. Surrounding the channel material like this allows better electrostatic control which in turn enables extremely small gate dimensions.
E-mail This Article | Printer-Friendly Page |
|
Related News
- IBM, Chartered Select Synopsys' Hi-Speed USB 2.0 and OTG PHYs for Their 90-nm Process Platform
- TSMC Commits to Nanosheet Technology at 2 nm Node
- Dolphin Integration unveils a new RAM dedicated to IoT and Low Power MCU applications in 55 nm, GLOBALFOUNDRIES LPx process
- Faraday Unveils the Industry's Smallest USB 2.0 OTG PHY IP
- Dolphin Integration breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA
Breaking News
- AiM Future Brings GenAI Applications to Mainstream Consumer Devices
- Axiomise Names Two Executives to Newly Formed Technical Advisory Board
- GDDR7 Adds Headroom to Meet AI Pressures
- Esperanto Technologies and Rapidus Partner to Enable More Energy-Efficient Designs for the Coming "Post GPU Era"
- Actions Technology's smart watch SoC adopted VeriSilicon's 2.5D GPU IP
Most Popular
- GDDR7 Adds Headroom to Meet AI Pressures
- Actions Technology's smart watch SoC adopted VeriSilicon's 2.5D GPU IP
- Digital Core Design in cooperation with DCD-SEMI Unveils DCAN-XL: Revolutionary CAN XL IP Core Bridging the Gap Between CAN FD and Ethernet
- New Automotive Grade Linux Platform Release Adds Cloud-Native Functionality, RISC-V Architecture and Flutter-Based Applications
- Kevin O'Buckley to Lead Foundry Services at Intel