55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
SEGGER adds 64-bit RISC-V support to Embedded Studio
Monheim am Rhein, Germany – December 7th, 2021 -- SEGGER's new release of Embedded Studio for RISC-V adds support for 64-bit RISC-V CPUs, including RV64I, RV64E and RV64GC with floating-point unit.
It comes integrated with SEGGER's emRun C/C++ runtime and emFloat floating-point libraries, the SEGGER Linker, and the SEGGER Compiler, which together generate compact and highly efficient code. For maximum flexibility and compatibility, the GNU compiler and linker are also included.
Ad |
Low-power 32-bit RISC-V processor 32-bit Embedded RISC-V Functional Safety Processor 64-bit RISC-V Application Processor Core |
Embedded Studio's built-in debugger natively supports J-Link and a full-fledged simulator, ideal for automated testing. With its integration of the GDB remote protocol Embedded Studio enables the use of 3rd-party debug probes.
“64-bit embedded systems are gaining popularity with faster chips and bigger applications,” says Ivo Geilenbruegge, Managing Director of SEGGER. “As the Embedded Experts, we are always at the cutting edge of new technologies. As a long-standing member of the RISC-V foundation, we are committed to broad RISC-V support, from small 32-bit through to high-end 64-bit cores, from simple debug to flash programming to real-time trace. One IDE fits all.”
As the debug probe of choice for Embedded Studio users, J-Link supports all standard 32- and 64-bit RISC-V cores, including non-intrusive background, system-bus memory access as well as Real-Time Transfer (RTT).
Features also available from within Embedded Studio include direct download into flash memory via an open flash loader interface, giving the RISC-V ecosystem access to SEGGER's vast catalog of supported flash devices and the opportunity to add flash programming for newly developed devices.
For additional information about RISC-V support from SEGGER visit:
https://www.segger.com/risc-v/
For information about SEGGER Evaluation Software for RISC-V visit:
https://www.segger.com/evaluate-our-software/risc-v/
About SEGGER
SEGGER has over twenty-nine years of experience in Embedded Systems, producing cutting-edge RTOS and Software Libraries, J-Link and J-Trace debug and trace probes, a line of Flasher In-System Programmers and software development tools.
SEGGER's all-in-one solution emPower OS provides an RTOS plus a complete spectrum of software libraries including communication, security, data compression and storage, user interface software and more. Using emPower OS gives developers a head start, benefiting from decades of experience in the industry.
SEGGER’s professional software and tools for Embedded System development are designed for simple usage and are optimized for the requirements imposed by resource-constrained embedded systems. The company also supports the entire development process with affordable, high-quality, flexible, easy-to-use tools.
The company was founded by Rolf Segger in 1992, is privately held, and is growing steadily. SEGGER also has a U.S. office in the Boston area and branch operations in Silicon Valley, Shanghai and the UK, plus distributors on most continents, making SEGGER’s full product range available worldwide.
Why SEGGER?
In short, SEGGER has a full set of tools for embedded systems, offers support through the entire development process, and has decades of experience as the Embedded Experts.
In addition, SEGGER software is not covered by an open-source or requiredattribution license and can be integrated in any commercial or proprietary product, without the obligation to disclose the combined source. Finally, SEGGER offers stability in an often volatile industry making SEGGER a very reliable partner for long-term relationships.
For additional information please visit: www.segger.com
|
Related News
- GigaDevice partners with SEGGER on Embedded Studio for RISC-V
- SEGGER releases new Embedded Studio for RISC-V with hard real-time C++ support
- Renode 1.4 released: 64-bit RISC-V HiFive Unleashed support, multiple Silicon Labs targets, and more
- SEGGER adds Stack Overflow Prevention (STOP) technology to Embedded Studio for ARM
- Green Hills Software adds support for production-ready RTOS and tools to Imagination Technologies' RISC-V CPUs
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |