Enhance your Automotive Application with 14-bit wideband Time-Interleaved Pipeline Data converter's IP cores
29th August 2022 – T2MIP, the global independent semiconductor IP Cores provider & Technology experts, is pleased to announce the availability of its partner’s silicon and production-proven 14-bit Wideband Time-Interleaved Pipeline ADC IP cores supporting 4.32 Gsps sampling speed in 28nm FDSOI process with complete source-code delivery and full modification rights and unlimited usage.
Automotive Applications such as sensors and other components need a high sampling rate to reduce the latency in data transfer and behave in real-time for the same. Data converters perform a key role in improving automotive applications such as Lidar which needs ultra-high sampling rate for ADAS (Advanced Driver-Assistance System) to work with utmost safety and reliability.
The 14-bit, 4.32Gsps Pipeline ADC IP Cores is extracted from a production chipset, supporting a 60dB Signal to Noise Ratio (SNR) with an input frequency ranging from 54MHz to 1.7GHz, that covers a wide range of applications ranging from Automotive, Microcontrollers, to High-speed STB, Wi-Fi and, Radar and 5G applications.
The ADC IP Cores include two internal power supply regulators (LDO) for the analog part:
- A 1.1v LDO with an external decoupling capacitor to reach a high-power rejection ratio,
- A 1.5v LDO with an internal capacitor for the input buffer and biasing
The digital part is supplied by the external 1.0V.
Pipeline ADC IP Cores is a mixed-signal system, which consists of a sample and hold amplifier (SHA), multiplying digital-to-analog Converter (MDAC), bandgap voltage reference, comparator, switch-capacitor circuits, and biasing circuits. It links all the specifications between the system levels and circuit levels together. With this design flow, if the overall ADC IP Cores specifications are given, such as resolution, sampling rate, voltage supply, and input signal range, all the sub-block circuitry specifications are achieved.
A pipeline ADC IP Cores consists of several consecutive stages. The differential structured first stage evaluates the most significant bit (MSB) value and then conditions the signal and passes it on to the next stage for an MSB-1 conversion. Each stage executes its operation concurrently with the other stages.
T2M’s broad Wireless IP cores also include Bluetooth Dual mode v5.2 RF Transceiver IP Cores in 22nm ULL, BLE v5.2 / 15.4 (0.5mm2) RF Transceiver IP Cores in 40/55nm, NB-IoT/Cat M UE RF Transceiver IP Cores in 40ULP, Sub6 GHz RF Transceiver IP Cores, all can pe ported to other nodes and foundries as per the customer requirements.
Availability: These Analog Data convertors’ IP cores are available for immediate licensing. For further information on licensing options and pricing please drop a request at: contact.
About T2M: T2M-IP is the global independent semiconductor technology expert, supplying complex semiconductor IP Cores, Software, KGD, and disruptive technologies enabling accelerated development of your Wearables, IOT, Communications, Storage, Servers, Networking, TV, STB, and Satellite SoCs. For more information, please visit: www.t-2-m.com
|
T2M Hot IP
- Bluetooth Dual Mode v5.4 / IEEE 15.4 PHY/RF IP in TSMC22nm ULP
- GNSS Ultra low power (GPS, Galileo, GLONASS, Beidou3, QZSS, IRNSS, SBAS) Digital ...
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- DVB-S2X WideBand Demodulator & Decoder IP (Silicon Proven)
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
Related News
- Elevate the performance of your Automotive Application by integrating the IP cores of a 14-bit wideband Time-Interleaved Pipeline Data Converters
- 14-bit, 4.32Gsps Ultra high speed Wideband, Time-Interleaved Pipeline ADC IP Cores available for license to customers for wide range of applications
- 14-bit, 4.32GSps Wide Band ADC with Time-Interleaved Pipeline Architecture, Now Available for WhiteBox Licensing - Unlimited Usage and Modification Rights Included
- Enhance your High-Density data processing capabilities to new heights with the USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP Core interface in 28HPC+/HPC process technology
- Accelerate the verification process of your design IP by licensing the Verification IP Cores, which come equipped with a solid track record of automotive compatibility
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |