Droop response system IP made available for SoC designs
By Majeed Ahmad, EDN (June 14, 2023)
A new off-the-shelf synthesizable IP is available for system-on-chip (SoC) designs: an integrated droop response system. Besides detecting and responding to voltage droops, the IP incorporates extensive monitoring and observability features to facilitate valuable insight into silicon health and lifecycle management.
Movellus also claims that its IP platform simultaneously addresses the challenges of voltage droop and enables fine-grained dynamic voltage and frequency scaling (DVFS) capability, significantly reducing the power consumption of complex SoC while increasing their operational reliability. The Sunnyvale, California-based company is targeting this IP solution at the complex, power-sensitive SoCs and claims it enables a power saving of more than 10%.
E-mail This Article | Printer-Friendly Page |
Related News
- Movellus Announces Industry-First Integrated Droop Response System for SoCs
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Dolphin Design unveils its innovative Energy Efficient Platforms, complete turnkey solutions for competitive SoC designs
- Cadence Expands Collaboration with ARM to Accelerate Custom SoC and IoT System Designs with Industry's First End-to-End Hosted Design Solution
- Microsemi Announces System Builder Design Tool for ARM-based SmartFusion2 SoC FPGA Designs
Breaking News
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
- Rapid Silicon Introduces Revolutionary Rapid eFPGA Configurator for Hassle Free Embedded FPGA Evaluation
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- EDA toolset parade at TSMC's U.S. design symposium