55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
CXL Overcomes Hierarchical Routing Limits
By Gary Hilson, EETimes (January 9, 2024)
The latest incremental update to the Compute Express Link (CXL) protocol aims to improve disaggregation and keep pace with high-performance computational workloads.
The feature updates in CXL 3.1 were already in play when the standard was last updated, but members of the CXL Consortium needed a little more time to make sure they could work across different architectures and further finesse security features that were introduced in 2.0, Kurtis Bowman, the Consortium’s working group co-chair, told EE Times.
Moving to a fabric is not a small task, he added. “That took some time to get worked out.”
With hierarchical-based routing, memory devices at the bottom must go up to the host if they want to communicate with each other, even if they sit right beside each other. Bowman said port-based routing (PBR) in CXL 3.1 allows for much more efficient switching. Reducing the number of hops necessary by staying in the memory domain dramatically reduces latency, he said, and it also enables more complex topologies.
E-mail This Article | Printer-Friendly Page |
Related News
- CXL Consortium Announces Compute Express Link 3.1 Specification Release
- Rambus Demonstrates CXL Platform Development Kit at SC23
- CXL Gets Off the Drawing Board
- CXL Gets Off the Drawing Board
- Credo Joins with Industry Players to Announce Effort to Standardize CXL Active Electrical Cables & Optics at OCP Global Summit 2023
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing