M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
April 18, 2024 -- M31 Technology Corporation (M31), a leading global provider of silicon intellectual property (IP), announced that its 5nm advanced process IP solution for high-speed interface IPs such as MIPI C/D-PHY, and memory interface ONFI v5.1 I/O, have completed silicon validation. Additionally, the USB4 PHY is undergoing validation. These IPs provide reliable products for the transmission and storage solutions required for high-end applications like artificial intelligence and edge computing. The milestone was showcased at the CadenceLIVE Silicon Valley event, aiming to accelerate the development and application of AI technology.
With the advent of the era of high computing, AI chips are being widely used in applications such as cloud data centers, smartphones, and autonomous vehicles. M31's advanced process solutions provide the high data transmission, low-power, and high-speed connectivity to storage required for AI and HPC applications. The USB4 PHY IP, which adopts low-power and power-noise-compensating technologies to boost data transfer rates up to 40Gbps and supports USB Type C, USB 3.2, and USB 2.0 to ensure high compatibility with the applications. M31's MIPI C/D-PHY provides a combination of low-power and cost-effective technology for high-resolution imaging and display, meeting automotive ASIL-B verification specifications. This IP can also be used in smart mobile devices and AR/VR/MR systems. For the massive data storage requirements, M31's ONFI v5.1 supports high-speed interface with performance up to 3.6Gb/s, significantly enhancing overall interface transmission speed and promoting seamless communication capability between the vast amounts of data required for today's AI computation.
Kuoshu Chiu, General Manager of M31 North America, said at the CadenceLIVE Silicon Valley event, "We are honored to showcase the amazing results, and this announcement further demonstrates M31's R&D excellence by presenting advanced-process IP solutions for high-speed computing applications in the generative AI space. As one of the few global IP providers engaged in advanced process R&D for High-Speed Interface IP and Foundation IP, M31 enables customers to significantly reduce design risks and shorten time to market by adopting M31's latest IP solutions while achieving high-quality, high-performance with best-in-class power SOC design goals.”
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
- PCIe 4.0 PHY in TSMC(6nm,7nm, 12nm,16nm)
- MIPI M-PHY v3.1 IP in TSMC(12/16nm, 28nm, 40nm, and 55nm)
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)
Related News
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- M31 Successfully Validates 12nm USB4 PHY IP Empowering Next-Generation High-Speed Data Transmission
- M31 Completes Validation of 7nm ONFI 5.1 I/O IP - Targeting for the Global AI Big Data Storage Market
- Kalray and Pliops enters into exclusive negotiations to create a global leader in data accelerators for AI and storage acceleration
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
Breaking News
- Cryptomathic and PQShield form strategic alliance to offer PQC solutions for code signing and data protection in compliance with latest NIST and CNSA recommendations
- Alphawave Semi to Showcase Latest Advances in AI Connectivity IP at ECOC 2024
- RaaS, a collaborative initiative, adopted Menta's eFPGA technology for RaaS Edge Computing platform
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- SiFive Highlights Key Inflection Points Driving RISC-V Adoption for AI and Introduces Intelligence XM Series for AI Workload Acceleration
Most Popular
- SiFive Highlights Key Inflection Points Driving RISC-V Adoption for AI and Introduces Intelligence XM Series for AI Workload Acceleration
- Joachim Kunkel Joins Arteris Board of Directors
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- Intel and AWS Expand Strategic Collaboration, Helping Advance U.S.-Based Chip Manufacturing
- RaaS, a collaborative initiative, adopted Menta's eFPGA technology for RaaS Edge Computing platform
E-mail This Article | Printer-Friendly Page |