Digital Core Design announces new uCLinux testing platform for the D68000 Microprocessor Core
The main goal of using uCLinux was to show that D68000 microprocessor core is fully functional and well validated IP Core. For that purpose complete testing system has been built basing on STRATIX 1S10-6 FPGA board with some on-board memories and peripherals. The widely known Operating System for embedded solutions - uCLinux - has been used to run with D68000. Such combination of hardware and software creates useful and flexible platform with D68000 IP Core as main processor.
For more details about D68000 running uCLinux please check:
http://www.dcd.pl/dcdpdf/D68000_uCLinux.pdf - PDF document
http://www.dcd.pl/ashow.php?page=uclinux_d68000 - HTML version
About Digital Core Design
DCD provides a broad line of general-purpose IP cores, including 8-, 16- and 32-bit processors, peripherals, serial interfaces, floating point arithmetic units and floating point coprocessors. Formed in 1999 Digital Core Design is a privately held company with headquarter placed in Bytom Poland. Since starting of productivity in 1999 - DCD has established a reputation for highest-quality products, flexible licensing and quick and responsive technical support. Experience of our highly qualified engineers allow to produce IP's with highest on the market performance and smallest gate count. The number of DCD's customers is growing every month, makes our company leading IP provider.
|
Digital Core Design Hot IP
Related News
- Cadence Unveils Millennium Platform - Industry's First Accelerated Digital Twin Delivering Unprecedented Performance and Energy Efficiency
- OpenHW Group Announces CORE-V CVA6 Platform Project for RISC-V Software Development & Testing
- Siemens' Calibre platform now certified for IFS' Intel 16 process technology
- Siemens advances intelligent custom IC verification platform with new, AI-powered Solido Design Environment
- OKI IDS adopts Siemens Catapult High-Level Synthesis platform for design and verification services
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |