1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Pixelworks Selects MIPS Architecture for Upcoming ICs
High-Performance MIPS32® 4KEc™ and M4K™ Cores Will Help Pixelworks Set New Standards for Advanced Display Applications
MOUNTAIN VIEW, Calif., July 21, 2004 - MIPS Technologies, Inc. (Nasdaq: MIPS) today announced that Pixelworks, Inc., a leading provider of system-on-chip ICs for the advanced display market, has taken licenses for the MIPS32® 4KEc™ and M4K™ cores. The cores will be used in future developments of Pixelworks' products for the advanced television and multimedia projector markets.
"MIPS cores deliver the performance and flexibility that Pixelworks will need to handle processing in our next generation of system-on-chip ICs that will further usher in high-definition television standards," said Robert Greenberg, CTO of Pixelworks. "MIPS is widely recognized as the technology-of-choice for consumer video applications, such as DTV, and we look forward to setting new standards of excellence in image quality, innovative features and cost-effective performance in products that use the MIPS architecture."
Increasing demand for affordable, life-like picture quality in digital consumer products has put the MIPS architecture, which drives 40 percent of the DTV market, at the forefront of the HDTV revolution. MIPS-Based™ products also are delivering higher levels of performance, more sophisticated features and greater ease of use in digital set-top boxes, where it is the de facto standard, and in a wide range of DVD recorders and mobile devices.
"Leading manufacturers rely on Pixelworks' advanced solutions to give users a high-quality video performance on their digital TVs and other display products," said Jack Browne, vice president of worldwide sales at MIPS Technologies. "Now, Pixelworks wants to raise the bar on image quality, and we are delighted they have chosen the MIPS architecture to achieve their goal. The performance and flexibility of MIPS cores, along with the software, IP and tools that form the MIPS ecosystem, will help them get to market fast with a new generation of advanced solutions."
About the MIPS32 4KE Family
The MIPS32 4KE family of processor cores offers a frequency of 233 MHz (worst case) in 0.13 micron process and a performance of over 1.5 Dhrystone MIPS/MHz. Features such as code compression, larger writeback cache memories and power-saving techniques give SOC designers the flexibility to optimize their applications by maximizing performance or minimizing power consumption, making the 4KE cores an ideal solution for a wide range of cutting-edge applications, from ultra low power mobile devices to high-performance broadband networking products.
About the MIPS32 M4K core
The M4K core features a clock speed of 233 MHz (worst case) in a 0.13 micron process with minimum power consumption of only 0.12 mW/MHz and core size as small as 0.6 mm2. Designers gain more performance and greater flexibility to achieve higher system throughput while controlling silicon cost. The core's flexibility and configurable options with the CorExtend feature enable upgrades in software as protocol specifications or market requirements evolve.
About MIPS Technologies
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and business applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at +1 (650) 567-5000 or www.mips.com.
|
Related News
- New MIPS-Based ICS and Systems demonstrate wide-spread adoption of architecture in digital entertainment and networking applications
- Wave Computing Launches the MIPS Open Initiative To Accelerate Innovation for the Renowned MIPS Architecture
- Neotion partners with Texplained creating stronger Secure by Design ICs
- MIPS CPU architecture fully supported by Google's new Brillo OS for the IoT
- 64-bit MIPS architecture provides low-power, high-throughput processing for Cavium's new OCTEON III processors
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |