32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Conexant becomes fifth licensees of LSI Logic's DSP core
Conexant becomes fifth licensees of LSI Logic's DSP core
By Semiconductor Business News
March 16, 2001 (8:34 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010316S0002
PHOENIX -- During a briefing session here with analysts and the press, LSI Logic Corp. today announced it has licensed its ZSP400 digital signal processor core to Conexant Systems Inc., which will use the DSP in ICs for wireless and communications applications. The licensing pact is part of LSI Logic's campaign to establish the ZSP digital signal processor as an "open" DSP architecture available from a number of fabless chip suppliers and integrated device manufacturers (IDMs). Conexant, based in Newport Beach, Calif., joins IBM, Broadcom, Virata, and Brecis Communications as a licensee of the DSP core. According to LSI Logic, the ZSP digital signal processor architecture is RISC-based and designed for high-code density and high performance with a unique superscalar DSP technology. The core has four processing units and as five-stage pipeline, enabling the core to sustains up to two multiply/accumulate (MAC) and two arithmetic logic unit (A LU) instructions per cycle, said Milpitas, Calif.-based LSI Logic. Conexant has opted to license the LSI Logic core to gain access to third-party tools and software, which will help shorten product development cycles, said Murthy Renduchintala, vice president and business director of Cellular Systems for Conexant. "This agreement strengthens our product portfolio as we move towards 3G systems," he said, referring to third-generation digital cellular phones.
Related News
- LSI Logic's ZSP400 DSP Core Receives High Scores in EEMBC Benchmarks
- Express Logic's ThreadX RTOS Supports ARM and TI DSP Processors on Critical Link's MityDSP-L138F Board
- CEVA-TeakLite-III Becomes Industry's First DSP Core to Offer Optimized Skype SILK Super Wideband Speech Codec
- Conexant Adopts Target's IP Designer Tool-Suite to Build Next-Generation Foundation DSP IP
- Virage Logic's AEON(R) Becomes the First Multi-Time Programmable Embedded Non-Volatile Memory Available on a Standard CMOS Process Qualified to Rigorous Automotive Standard AEC-Q100
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |