English
ASIC Design Time to Match FPGA, Says LSI Logic
By Richard Wilson -- Electronics Weekly, 2/10/2005
LSI Logic is bidding to match the short design cycles typically achieved with FPGAs with its low cost platform ASIC products, the company says.
Compared with the design cycle for full custom ASICs of a year or more, the company claims to turn a platform ASIC design around in under three months. "Ten weeks is the target, the same as with FPGAs, and we are about there," Wilf Corrigan, CEO of LSI Logic, told Electronics Weekly.
Related News
- LSI Logic’s new RapidWorx design system accelerates time-to-market for RapidChip ASIC platform
- Aldec shortens time of ASIC design prototype bring-up in FPGA with HES-DVM Proto mode
- Xilinx Delivers the Industry's First 4M Logic Cell Device, Offering >50M Equivalent ASIC Gates and 4X More Capacity than Competitive Alternatives
- Innovative Logic announces to expand their services to embedded customers
- Enhanced RapidWorx(TM) Design Kit From LSI Logic Accelerates Time to Revenue for SoC Designs
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
|
E-mail This Article | 
|
|
Printer-Friendly Page |