Viterbi Decoder
eFPGA IP cores for TSMC 16FF+/FFC & 12FFC
MIPI CSI-2 Device Controller
90nm OTP Non Volatile Memory for Standard CMOS Logic Process
Accelerating mobile and laptop performance: Arm announces Client CPU roadmap
Size of Semiconductor Acquisitions May Have Hit Limit
Bluespec, Inc. Releases a New Family of Open-Source RISC-V Processors
Why Isn't 56 Gbps Impossible?
Usage of Multibit Flip-Flop and its Challenges in ASIC Physical Design
4K Video over IP workflows
The Continuing Evolution of Moore's Law
Our 56Gbps PAM4 SerDes IP Hits the Lab
Arm succumbs to Californification
© 2018 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
