eFPGA IP cores for TSMC 16FF+/FFC & 12FFC
TSMC CLN20SOC 20nm Clock Generator PLL - 700MHz-3500MHz
MIPI D-PHY Transmitter
VESA DSC (Display Stream Compression) 1.2a Video Decoder
PCS Releases New 3GPP LTE Release 14-Compliant NB-IoT Transceiver IP Supporting High-Band and Low-Band Operation
Efinix Drives AI Edge Computing with Trion T20 FPGA Samples and Expansion of Product Offering to 200K LEs with T200 FPGA
SST and SK hynix system ic Partner to Expand Availability of Embedded SuperFlash Technology
Extending 8K over a single, cost-effective wire with TICO lightweight compression
PCI Express 3.0 needs reliable timing design
Designing an Effective Traffic Management System Through Vehicle Classification and Counting Techniques
RISC-V to help China take its place at the centre of the SoC universe
Micron Taps CryptoManager Platform for Secure Provisioning To Authenta Technology
Doubling Bandwidth in Under Two Years: PCI Express Base Specification Revision 5.0, Version 0.9 is Now Available to Members
© 2018 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
