Capless 1.8V output LDO with 2.0-3.6V input range - 0.18 EF
PCIe 2.0 PHY in GF (40nm, 28nm, 22nm, 12nm)
Temperature Sensor with Digital Output High accuracy thermal sensing for reliability and optimisation)
eCPRI
VeriSilicon partners with LVGL to enable advanced GPU acceleration for wearable devices and beyond
HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
Think Silicon and LVGL Accelerate Graphics Libraries for Microcontrollers
Advanced Packaging and Chiplets Can Be for Everyone
Timing Optimization Technique Using Useful Skew in 5nm Technology Node
Streamlining SoC Design with IDS-Integrate™
Evaluating AI/ML Processors - Why Batch Size Matters
USB4 Sideband Channel Is Not a Side Business
Silicon Creations is Fueling Next Generation Chips
Page: 1 2
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
