English
Serial Peripheral Interface - Master/Slave with single, dual, quad and octal SPI Bus support
Embedded FPGA enabling 5G Infrastructure
Mike Fitton, Senior Director, Strategic Planning, Achronix
April 5th, IP SoC Days 2018, Santa Clara, USA
Posted on Monday Apr. 16, 2018
From 40-500 MHz eFPGA to FPGA chiplet solution
Accelerating the Embedded FPGA Market