RT-140 Compact Root of Trust for IoT, IIoT and cloud-connected devices, sensors, gateways
Demonstration of a CXL Interconnect on a FPGA-based design
In this video, we demonstrate the PLDA XpressLINK Controller IP for CXL 2.0 and the CXL.mem protocol used to access Host-managed Device Memory, or HDM. This demonstration is performed using Intel’s Pre-Production Xeon CPU as a host, connected to an FPGA board, instantiating PLDA’s CXL Controller and CXL.mem test design.
Posted on Thursday Jul. 08, 2021
![](https://i1.ytimg.com/vi/L-RAGNPDw7c/default.jpg)
4:44
![](https://i1.ytimg.com/vi/SSrtVk-8uZY/default.jpg)
5:09
![](https://i1.ytimg.com/vi/nxVg2HUF1fw/default.jpg)
3:52
![](https://i1.ytimg.com/vi/zC9B_cD8cQY/default.jpg)
3:51
![](https://i1.ytimg.com/vi/zC9B_cD8cQY/default.jpg)
3:51
![](https://i1.ytimg.com/vi/3tPbNUkMYzM/default.jpg)
2:24
![](https://i1.ytimg.com/vi/hHm81Vit56c/default.jpg)
2:11
![](https://i1.ytimg.com/vi/qSjHjd-sGX8/default.jpg)
3:20
![](https://i1.ytimg.com/vi/GKn6E8aTlFA/default.jpg)
1:36