Adaptive Clock Generation Module for DVFS and Droop Response
Discover how to configure XpressRICH IP
In this video, we talk about the PLDA XpressRICH IP wizard which has been designed to enable PCIe designers to easily configure their PCIe controller as required for their application.
XpressRICH™ is a configurable and scalable PCIe controller Soft IP designed for ASIC and FPGA implementation. The XpressRICH Controller IP for PCIe 5.0 supports the PCI Express 5.0, 4.0, and 3.1/3.0 specifications, as well as with version 5.x of the PHY Interface for PCI Express (PIPE) specification. The IP can be configured to support endpoint, root port, switch port, and dual-mode topologies, allowing for a variety of use models. The provided Graphical User Interface (GUI) Wizard allows designers to tailor the IP to their exact requirements, by enabling, disabling, and adjusting a vast array of parameters, including data path size, PIPE interface width, low power support, SR-IOV, ECC, AER, etc. for optimal throughput, latency, size and power. PLDA is working hand in hand with multiple PHY IP vendors and Verification IP vendors to offer a range of integrated solutions for PCIe 5.0 at 32GT/s. PLDA XpressRICH Controller IP for PCIe 5.0 is the #1 choice for ASIC, SoC and FPGA designers looking for an enterprise-class PCIe interface solution with a high-performance, low-latency, and flexible user interface allowing for a variety of use models.
Posted on Monday Nov. 25, 2019
6:03 Learn how to configure a PCIe IP with an AXI interconnect
4:44 Test, exercize and debug your PCIe add-in cards with Inspector
3:52 DMA for complex System-on-chip in AI, Automotive and IoT
3:51 DMA for complex System-on-chip in AI, Automotive and IoT
3:51 PCIe Debugging tutorials (Ep1) : 4 common hardware problems
2:24 PCIe solutions for FPGA and ASIC designs
2:11 PLDA Announces PCIe Gen 4 & PCIe Multiport Embedded Switch IP
3:20 PLDA's PCI Express 4.0
1:36