English
FPGA synthesis can be a leverage point in your design flow
By Sanjay Thatte, Mentor Graphics Corp.
edadesignline.com (December 02, 2009)
Introduction
FPGA design starts are on the rise due to the lower startup costs and re-programmability that FPGA devices can provide. However, large, complex FPGA devices pose significant challenges to an FPGA project team. Only by following sound design flow practices can FPGA designers manage their projects effectively.
Modern design flows have FPGA synthesis positioned at the critically important junction between design creation and physical implementation. Because of this strategic placement in the design process, FPGA synthesis can provide significant leverage in achieving project cost, time and quality goals. In this article, we will discuss how FPGA synthesis tools can help designers achieve their goals efficiently and effectively.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- RTL synthesis can accelerate the entire implementation flow
- Setting up secure VPN connections with cryptography offloaded to your Altera SoC FPGA
- Safeguard your FPGA system with a secure authenticator
- A Clock Tree Synthesis Flow Tailored for Low Power
- FinFETs, Analog Circuits, and Your Next System Design
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Dynamic Memory Allocation and Fragmentation in C and C++
- PCIe error logging and handling on a typical SoC
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)