Mentor Graphics


D&R Industry Articles \| Most Popular \| SoC News Alerts \|

Title Sign Up for SoC News Alert	Publication


Using software IP: best practices for embedded systems design	Feb. 13, 2013

Circuit reliability challenges for the automotive industry	Jan. 15, 2013

Conquering behemoth designs	Jun. 11, 2012

Expanding emulation's reach with virtual devices	Jun. 04, 2012

Interconnect modeling at 20nm - more of the same or completely different?	May. 10, 2012

Design considerations for power sensitive embedded devices	Apr. 18, 2012

Tips for testing processor cores	Apr. 12, 2012

Density Requirements at 28 nm	Mar. 12, 2012

Improving SystemVerilog UVM Transaction Recording and Modeling	Jan. 16, 2012

Automating Design Rule Waivers in SoC IP Reuse	Dec. 27, 2011

Validating your GNU platform toolchain: tips and techniques	Oct. 03, 2011

Transaction Analysis and Debug across Language Boundaries and between Abstraction Levels	Aug. 25, 2011

Breaking the Language Barriers: Using Coverage Driven Verification to Improve the Quality of IP	Jun. 20, 2011

Android, Linux and Real-Time Development for Embedded Systems	Jun. 16, 2011

Guidelines for Successful SoC Verification in OVM/UVM	May. 09, 2011

Attofarad accuracy for high-performance memory design	Mar. 31, 2011

EDA focus shifts to system level design	Feb. 16, 2011

Ease production at 65nm with DFM	Feb. 16, 2011

How to instrument your design with simple SystemVerilog assertions	Jan. 27, 2011

The war is over: C++ and SystemC coexist in a single flow	Dec. 16, 2010

Dynamic Memory Allocation and Fragmentation in C and C++	Dec. 06, 2010

Power Aware Verification of ARM-Based Designs	Nov. 08, 2010

Functional Finite State Machine Paths Coverage using SystemVerilog	Oct. 04, 2010

Reusable Device Simulation Models for Embedded System Virtual Platforms	Aug. 23, 2010

Give the people what they want: HLS for RTL verification	Jul. 21, 2010

Clearing the hurdles of HLS adoption	Apr. 19, 2010

The multicore SoC: Will 2010 be the turning point?	Apr. 15, 2010

The basics of setting up hardware verification testbenches using OVM configuration classes	Apr. 05, 2010

A Recipe for Verification IP - The Role of Methodology	Jan. 25, 2010

Design for diagnosis to improve IC yield	Jan. 25, 2010

Deterministic dynamic memory allocation & fragmentation in C & C++	Jan. 14, 2010

Using OVM to reuse vital verification knowledge	Jan. 06, 2010

FPGA synthesis can be a leverage point in your design flow	Dec. 03, 2009

OCP 2.2 MVC Accelerates Verification Productivity	Oct. 08, 2009

Transactions in an OVM SystemVerilog Verification Environment	Sep. 28, 2009

SystemVerilog-VHDL-SystemC Verification IP Reuse Methodology	Jul. 27, 2009

Real-World Reuse: RTL Recycling	Jun. 11, 2009

Buy or Build an RTOS: Does it Matter for Medical Devices?	Mar. 30, 2009

How High-Level Synthesis Can Raise the Efficiency of Design Reuse	Feb. 23, 2009

The Value of High Quality IP-XACT XML	Jan. 19, 2009

How to improve FPGA-based ASIC prototyping with SystemVerilog	Oct. 30, 2008

Tutorial: The Role of JTAG in system debug & test throughout the embedded system development lifecycle	Oct. 23, 2008

Mixed-Signal Verification for USB 2.0 Physical Layer IP	Jun. 09, 2008

How to raise the RTL abstraction level and design conciseness with SystemVerilog - Part 2	May. 15, 2008

Case Study: Annotating OVL 2.0 with SVA Assertions	May. 12, 2008

Designing Around an Encrypted Netlist: Is The Pain Worth the Gain?	May. 07, 2008

How to raise the RTL abstraction level and design conciseness with SystemVerilog - Part 1	May. 01, 2008

Virtual prototyping boosts model-driven Design for Six Sigma methodology: Part 3 of 3 - Design example: Electronic throttle control	Apr. 28, 2008

Serial ATA and the evolution in data storage technology	Apr. 28, 2008

SystemC Mixed-HDL IP Reuse Methodology	Apr. 21, 2008

Virtual prototyping boosts model-driven Design for Six Sigma methodology: Part 1 of 3 - The challenges and tools	Apr. 10, 2008

Designing a mobile handset? I2C bus protocol offers cost savings	Apr. 07, 2008

Hardware design using ESL	Feb. 11, 2008

Accelerating High-Level SysML and SystemC SoC Designs	Feb. 04, 2008

Achieving Yield in the Nanometer Age	Dec. 17, 2007

Top-down DSP design for FPGAs	Sep. 06, 2007

Systel Level Design Automation of Pipelined ADC	Aug. 06, 2007

Topology Planning and Routing	Jul. 30, 2007

Capturing and Sharing Intellectual Property in PCB Design	Apr. 19, 2007

Transaction Recording, Modeling and Extensions for SystemVerilog	Apr. 16, 2007