Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


The death of ASICs is greatly exaggerated


Related News

Breaking News

Most Popular (Updated Daily)

By Kenton Williston, dspdesignline.com
March 26, 2007

This week market research firm iSuppli reported that ASIC/ASSP design starts are continuing to plummet. According to the firm, there will be only 5,000 design starts this year, a 50% decrease from the levels seen in the mid-90's. Rival research firm Gartner has even grimmer number, projecting that there will be only 3,200 design starts this year.

Click here to read more ...





E-mail This Article Printer-Friendly Page