Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Tool generates VHDL, Verilog testbenches
Tool generates VHDL, Verilog testbenches
By Richard Goering, EE Times
March 30, 2000 (2:40 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000330S0020
PLANTATION, Fla. Visual Software Solutions has introduced HDL Bencher, a low-cost testbench generation tool that promises to turn out VHDL or Verilog testbenches without knowledge of HDL or scripting. The tool begins by scanning VHDL or Verilog code for entity declarations. When a user selects timing parameters for synthesis tools, the tool produces a proprietary WaveTable template that combines visual waveform information with table-based data entry. The user then describes the stimulus and expected results using a built-in pattern generator and the WaveTable spreadsheet interface. The tool exports a simulation-ready testbench, including all library declarations, stimulus and check statements, and error-reporting routines. When the underlying HDL design is changed, the tool reimports the design and updates the waveform and testbench. The product creates dynamic testbenches that are automatically updated. HDL Bencher for PC platfo rms costs $1,695. A limited version can be downloaded for free from the Web.
Related News
- AMIQ EDA Releases the DVT Debugger Add-On Module for the e language, SystemVerilog, Verilog, and VHDL
- Free Model Foundry Announces Availability of VHDL and Verilog Models for Spansion's MirrorBit(R) ORNAND(TM) Solutions
- Electronic Design Technology e.K. signed an agreement to distribute Digital Core Design's VHDL and Verilog high quality synthesizable IP cores in Germany, Austria, Switzerland and Italy
- Synopsys speeds Verilog, VHDL simulation
- DualSoft announces Industry's First Automatic Document Generation Utility for Verilog and VHDL Designs
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |