DAC panel spotlights rise of IP subsystems
Dylan McGrath, EETimes
6/7/2012 1:41 AM EDT
SAN FRANCISCO—Intellectual property (IP) reuse in SoC design is increasing, creating challenges in compatibility and complexity, according to executives on a Design Automation Conference (DAC) panel. To minimize this complexity, panelists said, the semiconductor industry will increasingly turn to IP subsystems—larger chunks of IP that have been stitched together from many smaller blocks and pre-verified to ensure performance.
Naveed Sherwani, president and CEO of chip design and manufacturing services provider Open-Silicon Inc., said he was happy to see that IP reuse was finally occurring on a large scale, but said the trend is creating challenges.
E-mail This Article | Printer-Friendly Page |
Related News
- DAC panel fingers embedded design needs
- Faraday Collaborates in Arm Total Design to Provide Arm Neoverse CSS-based Design Services
- Canonical joins the RISC-V Software Ecosystem (RISE)
- EnSilica to supply beamforming SatCom ICs to Germany's VITES to enable power- and cost-efficient flat panel terminals for NGSO-constellations
- Driving the Custom Silicon Revolution with Arm Neoverse Compute Subsystems
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process