FinFETs-on-SOI can double battery life, says GSS
Peter Clarke, EETimes
7/27/2012 4:17 AM EDT
LONDON – Fully depleted FinFET style transistors made on SOI wafers are likely to allow between half and one-third the leakage current of FinFETs made on bulk silicon according to TCAD simulations performed by Gold Standard Simulations Ltd. (Glasgow, Scotland).
Professor Asen Asenov, CEO of GSS, has written a series of blogs on the company's website discussing simulations of FinFETs that use the company's simulation tools. A starting point was shape of Intel's FinFETs in a 22-nm bulk silicon process. The simulations are performed using the company's Garand statistical 3-D TCAD simulator. He came to the conclusion that Intel may find it necessary to move to FinFET-on-SOI to shrink its process below 22-nm and that foundries yet to introduce FinFET processes would be advised to pay attention.
E-mail This Article | Printer-Friendly Page |
Related News
- Cadence Extends Battery Life and Improves User Experience for Next-Generation Hearables, Wearables and Always-On Devices
- Configurable VLIW core boosts energy efficiency for long battery life
- Arastu System's LPDDR3 Controller Core for Extended Battery Life
- Epson Improves GPS Watch Battery Life with Cadence Tensilica Xtensa Processor
- VESA Improves Mobile Device Battery Life and Display Performance with Upcoming Release of Embedded DisplayPort (eDP) Version 1.4
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process