India Preps RISC-V Processors
Two 64-bit projects run in parallel
Rick Merritt, EETimes
1/27/2016 10:20 AM EST
SAN JOSE, Calif.—An R&D division of the Indian government is in line to receive about $45 million before June to fund the development of its first 64-bit microprocessor. The project would become the second in India to design a CPU based on the RISC-V instruction set, following the Shakti designs in the works at the Indian Institute of Technology in Madras.
The projects show the increasing sophistication of India’s semiconductor sector. However it’s not clear if either effort will result in commercially deployed products, and both face challenges retaining skilled chip designers at a time when engineering salaries in India are rising and job hopping is common.
E-mail This Article | Printer-Friendly Page |
Related News
- C-DAC Selects Valtrix STING For Design Verification Of RISC-V Based Microprocessors
- India Startup Preps RISC-V, AI Cores
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
- RISC-V Processors Addressing Edge AI Devices to Reach 129 Million Shipments by 2030
- New RISC-V processors address demand for open source and performance
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process