ASRC-Pro : 24-bit -130dB THD+N Multi-Channel Audio Sample Rate Converter
High-Performance Computing gets more energy-efficient data transfer
March 2, 2017 -- The 3D-NoC network-on-chip developed by Leti, STMicroelectronics, and Mentor Graphics under a project coordinated by IRT Nanoelec offers 20% to 40% less energy consumption and higher speeds than other NoCs.
The NoC developed is built on two 28 nm FDSOI stacked circuits, each with 96 processor cores. The cores are integrated on a 65 nm CMOS active interposer layer, which ensures communication between the cores and electrical conversion, reducing the distance between cores to just a few hundred microns. For discrete components on an electronic circuit board, the distance can be several centimeters.
A circuit is currently in fabrication and should be delivered in early 2017. Given the maturity of the technology, it could be transferred to a manufacturer very rapidly.
|
Related News
- LETI Develops 3D Network-on-Chip to Improve High-Performance Computing
- Synopsys PCI Express IP Adds System-Level Data Protection Features for High-Performance Cloud Computing SoCs
- Aims Technology releases Industry’s First Non-legacy AMBA5 CHI based High-performance Cache Coherent Network-on-Chip (NoC) IP for SoCs
- ARM Announces New High-Performance System IP to Address Demand for Energy-Efficient "Many-core" Solutions for the Enterprise Market
- Synopsys Enables Optimized High-Performance Energy-Efficient ARM Processor-based Designs
Breaking News
Most Popular
E-mail This Article | Printer-Friendly Page |