RISC-V Foundation clarifies '100 errors' reports
April 27, 2017 // By Peter Clarke, eeNews Europe
The RISC-V Foundation has commented on reports that tests performed by researchers at Princeton University had found more than 100 errors resulting from the memory consistency model of high-performance implementations of the RISC-V processor instruction specification.
Krste Asanović, chairman of the RISC-V Foundation, has published an article at the Foundation's website pointing out that although a particular RISC-V design failed over 100 tests, with reference to the C11 high-level programming language, a single change to the RISC-V instruction set architecture (ISA) specification could eliminate all these failures
The article stresses that the unmodified Rocket core did not exhibit any illegal behavior because it does not reorder memory accesses aggressively. The problematic behavior occurs when additional re-ordering is done that would be legal under the current version of RISC-V. "It is important to note that a failed litmus test does not correspond one-to-one with errors in the MCM, as a single change in the MCM could remove all litmus test failures," Asanović said in his blog.
E-mail This Article | Printer-Friendly Page |
Related News
- Interview with Rick O'Connor of RISC-V Foundation
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- Arm China's ex-CEO sets up RISC-V company
- Imagination's new Catapult CPU is driving RISC-V device adoption
- Achronix FPGAs Add Support for Bluespec's Linux-capable RISC-V Soft Processors to Enable Scalable Processing
Breaking News
- AiM Future Brings GenAI Applications to Mainstream Consumer Devices
- Axiomise Names Two Executives to Newly Formed Technical Advisory Board
- GDDR7 Adds Headroom to Meet AI Pressures
- Esperanto Technologies and Rapidus Partner to Enable More Energy-Efficient Designs for the Coming "Post GPU Era"
- Actions Technology's smart watch SoC adopted VeriSilicon's 2.5D GPU IP
Most Popular
- GDDR7 Adds Headroom to Meet AI Pressures
- New Automotive Grade Linux Platform Release Adds Cloud-Native Functionality, RISC-V Architecture and Flutter-Based Applications
- Esperanto Technologies and Rapidus Partner to Enable More Energy-Efficient Designs for the Coming "Post GPU Era"
- ADTechnology and ANAFLASH to Team Up for Embedded Vision Summit (EVS) showcase
- Andes, HiRain, and HPMicro Join Hands to Build RISC-V AUTOSAR Software Ecosystem