Achronix to Speak at D&R IP-SOC Conference in Shanghai
SANTA CLARA, CA-- September 5, 2017 --
What:
Achronix, developer of Speedster™ FPGAs, Speedcore™ eFPGAs and design tools, will be participating in the D&R IP-SOC conference in Shanghai, China.
Eric Law, Achronix, will be speaking about "Speedcore eFPGAs: Revolutionizing the high-performance computing landscape."
When:
Thursday, September 14, 2017. Eric Law will present during session 3a which begins at 14:00. For conference schedule: http://www.design-reuse-embedded.com/ipsocdays/shanghai2017.jsp
Where:
Evergreen Laurel Hotel
No 1136, Zu Chongzhi Road, Pudong New District, Pudong, 201203 Shanghai, China
For a one-on-one meeting, contact Eric Law, eric@achronix.com.
About Achronix Semiconductor Corporation
Achronix is a privately held, fabless semiconductor corporation based in Santa Clara, California. The Company developed its FPGA technology which is the basis of the Speedster22i FPGAs and Speedcore eFPGA technology. All Achronix FPGA products are supported by its ACE design tools that include integrated support for Synopsys Synplify Pro. The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India.
|
Related News
- Avant Technology Inc. Will Represent Cortus at D&R IP-SoC Days 2011 - Shanghai
- Evatronix to Discuss Multi-configuration Challenges in IP Design at the D&R IP-SoC Day in Tel-Aviv
- Achronix Presentation at D&R IP SoC China will Detail Accelerating Computing at the Edge with Speedcore eFPGAs
- Inside Secure Embedded Security Expert to Speak at the IP-SOC 2013 Conference and Exhibition
- Cadence Opens Expanded Shanghai Sales Office and R&D Center
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |