Achronix Presentation at D&R IP SoC China will Detail Accelerating Computing at the Edge with Speedcore eFPGAs
- Demonstration will profile Speedcore eFPGA IP’s ability to add a programmable fabric to high-performance chip designs
- Examples will highlight Speedcore eFPGA for various applications
Santa Clara, Calif., September 5, 2018 ––
WHO: Achronix Semiconductor Corporation, a leader in FPGA-based hardware accelerator devices and eFPGA IP
WHAT: Eric Law, senior director of sales at Achronix, will present, “Accelerating computing at the edge with Speedcore eFPGAs” during the Design & Reuse IP SoC China. Law’s talk is part of the session titled, “eFPGA as the enabler of the IoT solution.”
Achronix will demonstrate how Speedcore eFPGA IP’s programmable fabric can be added to an SoC for programmable hardware acceleration. Examples will highlight various applications, such as 5G wireless, high-performance computing (HPC), machine learning and computer vision applications.
WHEN: Thursday, September 13
WHERE: Evergreen Laurel Hotel Shanghai, Shanghai, China
About Achronix Semiconductor Corporation
Achronix is a privately held, fabless semiconductor corporation based in Santa Clara, California. The company developed its FPGA technology which is the basis of the Speedster22i FPGAs and Speedcore eFPGA technology. All Achronix FPGA products are supported by its ACE design tools that include integrated support for Synopsys Synplify Pro.
The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India.
|
Related News
- Achronix to Speak at D&R IP-SOC Conference in Shanghai
- Interview: Harry Luan, Kilopass' CTO and VP of R&D, Addresses SoC Design Challenges
- Xilinx Underscores Commitment to Growth in China at Grand Opening of Expanded Beijing Site, New R&D Center
- Chips&Media to establish R&D center in China
- Vivante Opens Second R&D Facility in China
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |