Vidatronic Sponsors Design & Reuse's IP SoC Days Conference 2019 in Santa Clara
COLLEGE STATION, TX – April 1, 2019 – Vidatronic, Inc., a leading licensor of power management circuit and CMOS radio frequency (RF) power intellectual property (IP), today announced it is a sponsor of the Design and Reuse (D&R) annual IP SoC Days 2019 Conference (www.design-reuse.com). The conference will be held April 9, 2019 at the Hyatt Regency Santa Clara in Santa Clara, CA. Vidatronic will be in Booth 1 in the mezzanine area of the hotel.
On Tuesday, April 9 at 2:00 PM Vidatronic’s Vice President of Sales and Business Development, Stephen Nolan, will present, Power Management for Internet of Things (IoT) SoC Development, a session designed to help attendees gain a better understanding of how to use power management IP blocks in their IoT SoC designs to differentiate their products and get to market faster.
“This is our first year at the IP SoC Days Conference,” said Stephen Nolan. “We are excited to have this opportunity to show high-level engineers and executives how, by integrating Vidatronic IPs into their SoC designs, they can accelerate their time to market with reduced risk, while seeing significant performance improvements and cost-savings. This year has already been a very exciting year of growth for Vidatronic and we welcome this chance to share our latest IP products in small-process geometries with the IP community.”
“We are delighted to welcome our most valuable IP providers, like Vidatronic, to present their latest innovations at IP SoC Days 19 in Santa Clara. The attention from major semiconductor players this year appears to be excellent,” commented Gabrièle Saucier, CEO of D&R. “This will be an exciting event and definitively proves D&R’s favorite slogan: “IP providers are the innovation seed of the Electronic industry.”
The D&R IP SoC Days Conference is the annual meeting in Silicon Valley for IP providers and IP consumers to share information about technology trends, innovative IP/SoC products, breaking IP/SoC news, IP market evolution, and more. In addition to Vidatronic, D&R welcomes guests and sessions from ARM, Synopsys, Intel, and more.
Additional Information:
Register for the IP SoC Days Conference: https://www.design-reuse.com/ipsocsantaclara2019/registration/
|
Related News
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC Santa Clara 2019
- Arasan Chip Systems to deliver a keynote at Design & Reuse's IP-SoC Day seminar in Santa Clara
- Moortec to Showcase its Advances in Embedded PVT Monitoring IP for 40nm-5nm at 2019 TSMC Open Innovation Platform Ecosystem Forum in Santa Clara
- Numem Inc. Exhibits at IP-SoC Santa Clara 2019
- Open-Silicon to Demonstrate and Present on Custom SoC Platform Solutions for AI Applications at the TSMC OIP Event in Santa Clara
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |