USB4 Gen3X2 and DP1.4 X4 PHY IP with Type-C connector support
Intel 2.0
By Don Scansen, EETimes (March 30, 2021)
Thankfully, I am not in the shoes of Intel’s new CEO, Pat Gelsinger. He obviously relishes it, but very few are quite up to his new challenge.
Gelsinger sees the opportunity in the obstacles that have provoked negative commentaries about Intel, including the brow beatings intended to drive the company out of its internal manufacturing operations.
Intel Foundry Services
A few things stand out from Pat Gelsinger’s rapid response to righting the ship. It boils down to flexibility. He might be pushing Intel to do what it once did while encouraging agility in response to current and future trends. I’m sure we will hear a few accusations that Intel is simply reaching back attempting to grasp at past glories.
This is something much bigger than that.
E-mail This Article | Printer-Friendly Page |
Related News
- Intel CEO Pat Gelsinger Announces "IDM 2.0" Strategy for Manufacturing, Innovation and Product Leadership
- Mobiveil Announces Compute Express Link (CXL) 2.0 Design IP, Successful Completion of CXL 1.1 Validation with Intel's CXL Host Platform
- Gain Technology and Intel Sign License Agreement for Development of USB 2.0 Device Solutions
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free