Brite Semiconductor Releases ONFI 4.2 IO and Physical Layer IP based on SMIC 14nm FinFET Process
Shanghai, China—Jun.3, 2021 -- Brite Semiconductor (“Brite”), a leading provider of custom ASIC design, manufacturing and IP, today announced the launch of ONFI (Open NAND Flash Interface) 4.2 IO and Physical Layer IP based on SMIC 14nm FinFET Process. The IO supports SDR/NV-DDR/NV-DDR2 1.8V, NV-DDR3 1.2V, and the physical layer IP adopts full digital design with features of low power consumption and small area.
The ONFI physical layer IP can be adopted in the ONFI and is compatible with ONFI 4.2/4.1/4.0/3.2 etc. standards. Currently, the IO and physical layer IP is silicon proven on SMIC's 40nm and 14nm FinFET processes.
ONFI 4.2 physical layer IP has the following features:
- Silicon proven on SMIC 14 FinFET and SMIC 40LL process
- Achieve Max 1600Mbps on 14nm FinFET NV_DDR3 1.2V and Max 800Mbps on NV_DDR2 1.8V
- Achieve Max 800Mbps on 40LL
- Support ODT (On-Die Termination) and Impedance calibration
- Compliant with the ONFI 4.2/4.1/4.0/3.2 etc. standard
- Support DQS Gate, Write and Read training
- Adopt All-Digital DLL design
- Adopt APB register interface
“With more than 10 years of successful experience of custom ASIC design, manufacturing and IP development, Brite Semiconductor provides the value to our customers,” said Yadong Liu, VP of Engineering at Brite Semiconductor. “The ONFI IP is silicon proven on SMIC 14nm FinFET process, which can help customers quickly achieve mass production on SMIC’s advanced 14nm process.”
About Brite Semiconductor
Brite Semiconductor is a leading provider of custom ASIC design, manufacturing and IP, and committed to provide flexible one-stop services from architecture design to chip delivery with high value and differentiated solutions.
Brite Semiconductor also provides comprehensive silicon proven “YOU” IP portfolio and YouSiP (Silicon-Platform) solution, which can be widely adopted in 5G, AI, high performance computing, cloud and edge computing, network, IoT, industrial Internet and consumer electronics, etc. YouSiP solution provides a prototype design reference for system house and fabless to to win the market rapidly.
Founded in 2008, Brite Semiconductor is headquartered in Shanghai, China with three subsidiaries in Hefei, Suzhou and Tianjin, and also has sales offices in the US and Taiwan Region.
For more information, please visit www.britesemi.com
|
Brite Semiconductor Hot IP
Related News
- Certus Semiconductor releases ESD library in GlobalFoundries 12nm Finfet process
- Sofics Releases Analog IO's and ESD protection clamps for Advanced Applications using TSMC 7nm FinFET process
- Brite Semiconductor Announces DDR4 IP Achieve 2400 Mbps on SMIC 40nm Process
- Samsung and GLOBALFOUNDRIES Forge Strategic Collaboration to Deliver Multi-Sourced Offering of 14nm FinFET Semiconductor Technology
- Brite Semiconductor Achieves First-Pass Silicon Success with SMIC's 40nm Process
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |