Headline News | Most Popular | SoC News Alerts | RSS Feeds

Design at the System Level

	E-mail Save Print
	Related News
	Agilent Technologies' New Electronic System-Level EDA Platform Helps Algorithm Developers, System Architects Cut Design Time in Half Cadence Expands System-Level Offerings With Introduction of C-to-Silicon Compiler Altera SOPC Builder Tool Extends System-Level Design Lead With Third Embedded Soft Processor Option Synplicity Introduces System Designer: System-Level Implementation and IP Integration Tool for FPGA Design CoWare Announces System-Level Design Solutions for Android-based Products
	Breaking News
	Plurality's 64-Core Accelerator Delivers Market's Highest Performance per Cost, Power and Size Virage Logic Proposes to Acquire LogicVision for $1.05 Per Share in Cash ChipStart Creates New Economics for the Semiconductor Intellectual Property Market Sarnoff Europe Expands ESD Services with Low Threshold Consulting and TLP/HBM Testing SPIRIT Licenses Voice and Audio Software to ARM
	Most Popular (Updated Daily)
	1 ChipStart Creates New Economics for the Semiconductor Intellectual Property Market 2 Mixel's MIPI D-PHY Transceiver IP in use on California Micro Devices CM5160 Chip 3 Synopsys to Acquire ProDesign's CHIPit Business Unit 4 Reading Cadence's tea leaves 5 SPIRIT Licenses Voice and Audio Software to ARM See the Top 20 >>

By Ed Sperling -- 3/25/2005
Electronic News

Electronic News sat down to discuss the future of system-level design with Vojin Zivojnovic, VP of ESL Tools at ARM; Stuart Swan, senior architect for system-level design and verification at Cadence Design Systems; Mark Milligan, VP of marketing at CoWare; and Devadas Varma, president and CEO of Calypto. What follows are excerpts of that conversation.

Click here to read more ....

E-mail This Article

Printer-Friendly Page