EXTOLL collaborates with PsiQuantum as a Key Partner for High-Speed SerDes IP
Mannheim, Germany -- September 10, 2024 — EXTOLL, a leading provider of high-speed and ultra-low-power SerDes and Chiplet connectivity, has been selected by PsiQuantum as a key SerDes IP block supplier for its digital ASIC development.
“This collaboration emphasizes EXTOLL´s strength in ultra-low power design, particularly in the GF22FDX process geometry. We are happy and honored to jointly work with PsiQuantum a renowned industry leader on Quantum computing”, says Dirk Wieberneit, CEO of EXTOLL.
EXTOLL´s IP is optimized to deliver highest speeds at smallest footprint and lowest power consumption, enabling a super energy-efficient solution for chiplet-based systems. The SerDes IP core supports line speeds up to 32 Gbps per lane and comes with generic support of various protocols and availability in GF12 - GF22nm process nodes.
Please address your inquiries to sales@extoll.com and visit our website at www.extoll.com
|
Related News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- EXTOLL collaborates with BAE Systems as a Key Partner for High-Speed SerDes IP
- EXTOLL collaborates with Frontgrade Technologies for High-Speed SerDes IP
- Alphawave IP Receives Prestigious 2021 TSMC OIP Partner of the Year Award for High-Speed SERDES IP
- Alphawave IP Receives Prestigious 2020 TSMC OIP Partner of the Year Award for High-Speed SerDes IP
Breaking News
- Alphawave IP Response to announcement from Qualcomm
- Qualcomm considers buying Alphawave Semi
- Arteris Opens New Engineering Hub in Poland
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |