DSI Host IP Core
USB LPM-HSIC PHY - TSMC 65LP
GF 65nm LPe, 8-ch, 12-bit 1MSPS Low-power SAR ADC
Hybrid Memory Cube (HMC) Controller
JPEG-XS standard preview by intoPIX at SMPTE ATC 2018
Advanced Technology Key to Strong Foundry Revenue per Wafer
Flex Logix to Demonstrate Modular eFPGA at ARM TechCon
New Power Management IP Solution Can Dramatically Increase SoC Energy Efficiency
CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
The evolution of embedded devices: Addressing complex design challenges
DDR5 Is on Our Doorstep
Azure for Silicon Design with Cadence and TSMC
NXP enhances embedded security and signal processing with new Arm Cortex-M33 based chip families
© 2018 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
