MIPI C-PHY-D-PHY Combo PHY IP on TSMC 28nm HPC+
Wide Angle Lens Distortion Correction (LDC) IP
MIPI CSI-2 RX v1.1 Controller
SerialLite PHY with PCS
UltraSoC announces support for Western Digital RISC-V SweRV Core and OmniXtend cache-coherent interconnect
Rambus and GLOBALFOUNDRIES to Deliver High-Speed SerDes on 22FDX for Communications and 5G Applications
Xilinx Extends its Breakthrough Zynq UltraScale+ RFSoC Portfolio to Full sub-6GHz Spectrum Support
Guide to Choosing the Best LDO for Your Application
Creating a custom processor with RISC-V
A Guide on Logical Equivalence Checking - Flow, Challenges, and Benefits
Hardware Side-Channels: Can Performance and Security Coexist?
Arm Neoverse E1 Platform: Empowering the infrastructure to meet next generation throughput demands
Arm Neoverse N1 Platform: Accelerating the transformation to a scalable cloud to edge infrastructure
© 2019 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
