MIPI SoundWire Slave Controller 1.1
HBM Gen 2 PHY on TSMC 7FF
MIPI DPHY v1.2 RX 2 Lanes, 4 Lanes - TSMC 28HPC, HPCP 1.8V, North/South Poly Orientation
USB 3.0 SATA 3.0 PCIe 2.0 XAUI MultiPHY
Rambus Acquires Memory Technology Assets of Diablo Technologies
Xilinx Technology to Power Baidu Brain Edge AI Applications
Arteris IP FlexNoC Interconnect Licensed by Baidu for Kunlun AI Cloud Chips for Data Center
Secure SOC for Security Aware Applications
Bulletproofing PCIe-based SoCs with Advanced Reliability, Availability, Serviceability (RAS) Mechanisms
Extending 8K over a single, cost-effective wire with TICO lightweight compression
Tensilica at CES
Designing a custom SoC: 9 next steps after downloading your Arm IP
Disturbances in the AI Force
Page: 1 2 3 4 5 6 7 8 9 10
© 2019 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
