Neural Inferencing Tile for 1 to >100 TOPS
Multipurpose Hybrid DSP and Controller Architecture Family
Timing Closure Package
An independent hardware core within the SoC that provides complete key management and secure video decryption
Arteris IP FlexNoC Interconnect Licensed by Morningcore for Automotive LTE-V2X Modems for China Market
REALSEC includes Silex Insight high performance crypto IP for all their HSM solutions
Cortus Announces the General Availability of a RISC-V Processor Family - from Low End Embedded Controller to 64 bit Processor with Floating Point.
A Heuristic Approach to Fix Design Rule Check (DRC) Violations in ASIC Designs @7nm FinFET Technology
Guide to Choosing the Best DC-to-DC Converter for Your Application
How to achieve low latency audio/video streaming over IP network
Menta eFPGA Conquer Eu Processor and 5G in China
Google Stadia - Next Gen Gaming Utilizing Cloud Compute
Samsung Foundry and Arm FDSOI collaboration announced
Page: 1 2 3 4 5 6 7 8 9 10
© 2019 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
