Fast yet Low Power RISC-V Core IP for SoC Designers
By Frankwell Lin
President
Andes Technology
April 9, 2019
IP SoC 2019 Santa Clara
Posted on Monday Jun. 17, 2019
Xiphera's new IP cores complement the existing ECC portfolio
How real is TSMC's bid for conversion to 1.4-nm process node?
New Ethernet Adaptation Layer Adds Control Option to MIPI A-PHY Automotive Networks
AES 256 algorithm towards Data Security in Edge Computing Environment
Optimized on-chip ESD protection to enable high-speed Ethernet speed in cars
How Synopsys and Infineon Are Advancing Vehicle Virtualization and AI-Fueled Features
Design for differentiation: architecture licenses in RISC-V
By Frankwell Lin
President
Andes Technology
April 9, 2019
IP SoC 2019 Santa Clara
Posted on Monday Jun. 17, 2019
© 2022 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.