LPDDR5/4/4X PHY in TSMC (16nm, 7nm)
UHD Image Signal Processing (ISP) Pipeline
12G Multi-Protocol SerDes (MPS) PHY
VESA DSC (Display Stream Compression) 1.2a Video Decoder
SmartDV Adds New Verification IP to Support OpenCAPI Standard
Visa to Acquire Rambus Payments Portfolio
CEVA Introduces Fully-Integrated Wi-Fi Solution to Connect IoT Devices to the Alibaba Cloud
Testing Of Repairable Embedded Memories in SoC: Approach and Challenges
SoC Interconnect: Don't DIY!
Extending RISC-V ISA With a Custom Instruction Set Extension
DAC: The View from Wall Street
Exploring AI / Machine Learning Implementations with Stratus HLS
How to implement voice and audio processing on Arm with Alango Technologies
© 2019 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
