USB2.0 Host Transceiver PHY
All Silicon Charge Pump for X-FAB 180nm
GDDR6 and GDDR5X PHY IP
USB3.0 DR-OTG Controller IP Core
CEVA's Bluetooth Dual Mode 5.2 Platform Achieves SIG Qualification, Expedites IC Design for TWS Earbuds and More
CCSDS 231.0-B-3 LDPC Encoder and Decoder IP Core from Creonic Now Available
Synopsys Completes Acquisition of MorethanIP
Vital Ways to Prevent a Cyberattack
Paving the way for the next generation audio codec for TRUE Wireless Stereo (TWS) applications - PART 4 : Achieving the ultimate audio experience
A short primer on instruction set architecture
What is an ASIP?
Design IP Sales Grew 16.7% in 2020, Best Growth Rate Ever!
SiFive RISC-V Proven in 5nm Silicon
© 2021 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
