32G Multi-protocol SerDes PHY
USB 3.0 PHY in Samsung (28nm, 14nm)
PowerVR Series9XM Graphic Processor
MIPI D-PHY Receiver in TSMC 40nm LP
Cortus announces the launch of LOTUS family with two new RISC-V microcontrollers (MCUs)
DMP Launches "ZIA SV" Stereo Vision IP for AMD Xilinx Adaptive Computing Devices
Tiempo Secure gears for further expansion with Mikael Dubreucq and Frederic Heitzmann hired in newly created key positions
Right Python Framework Selection for Automation Testing
Efficient Verification of RISC-V processors
Integrating high speed IP at 5nm
Synopsys 10BaseT1-S VIP for your Automotive SoCs
What's Driving the World's First Analog and Mixed-Signal Emulation Technology?
System Verification of Arm Neoverse V2-Based SoCs
© 2022 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
