Powering RISC-V SoC With 1 To 1000s Cores
Charlie Su, CTO & EVP, Andes Technology
2019 RISC-V CON Silicon Valley
Posted on Thursday Nov. 07, 2019
![](https://i1.ytimg.com/vi/IcEjVisIMbg/default.jpg)
45:53
![](https://i1.ytimg.com/vi/GpHaIq8GJWM/default.jpg)
26:45
![](https://i1.ytimg.com/vi/sPjpTz3YZfw/default.jpg)
7:30
![](https://i1.ytimg.com/vi/H8lf6Hiy8WM/default.jpg)
20:20
![](https://i1.ytimg.com/vi/gOxYW8oasN4/default.jpg)
3:16
Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes
Ian Walsh appointed as Sondrel's Regional VP for America
Rising respins and need for re-evaluation of chip design strategies
Simplifying analog and mixed-signal design integration
AI-driven SRAM demand needs integrated repair and security
New Launch: Advanced RISC-V Courses | Maven Silicon
Surveillance Cameras and CV Conditioning
Examining Silent Data Corruption: A Lurking, Persistent Problem in Computing
Charlie Su, CTO & EVP, Andes Technology
2019 RISC-V CON Silicon Valley
Posted on Thursday Nov. 07, 2019
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.