Powering RISC-V SoC With 1 To 1000s Cores

Charlie Su, CTO & EVP, Andes Technology
2019 RISC-V CON Silicon Valley

Posted on Thursday Nov. 07, 2019

Andes Technology Corp. Channel

The Next Generation RISC-V Processors AndesCore™ 27, 45 Series
26:45

Status Update of RISC-V P Extension Task Group
7:30

Fast yet Low Power RISC-V Core IP for SoC Designers
20:20

Andes Technology at IP SoC Santa Clara 2019
3:16

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy