-
Apr. 20, 2009 -
TSMC and GUC today jointly announced that they have successfully implemented and obtained silicon samples of a high speed ARM 1176 core on TSMC’s 65 LP process, and an ultra low power ARM 1176 core which has been validated in GUC’s low power design platform. The first of the new developments is ...
-
Apr. 06, 2009 -
Platform Encompasses New Multicore Simulation Performance, Native Design Checks and Comprehensive Low Power Verification Capabilities
-
Apr. 01, 2009 -
The new Virtex-6 and low-cost Spartan(R)-6 families, both announced in February this year, offer the industry's lowest cost, lowest power, largest density, highest performance and highest system bandwidth by lowering total system cost by up to 50%, reducing total power consumption by up to 65%, and ...
-
Mar. 31, 2009 -
NEC Electronics developed its LSIs next-generation CPU core, successfully reducing the total design turnaround time (TAT) by fifty percent while including complete full multi mode, multi-corner analysis and optimization throughout the back end of the design flow.
-
Mar. 25, 2009 -
Cadence announced today that Sequans Communications, an industry leader in fixed and mobile WiMAX chipmaker, has used the Cadence® Low-Power Solution to implement innovative power-efficient design techniques into its newest 65-nanometer Mobile WiMAX baseband and RF single die chip
-
Mar. 23, 2009 -
Giga Solution and Global Unichip today announced the jointly developed test service solution for RF SiP of mobile TV tuner has successfully achieved mass production.
-
Mar. 16, 2009 -
Synopsys today announced the immediate availability of its Lynx Design System, the industry's most comprehensive and highly automated environment for implementing chips. Designed for scalable use in design organizations of all sizes, the Lynx Design System combines a production-proven RTL-to-GDSII design ...
-
Mar. 16, 2009 -
Cadence announced today that the Cadence® Low-Power Solution has been enhanced to include support for new on-chip power management schemes enabled by the recently ratified Si2 Common Power Format (CPF) Version 1.1.
-
Mar. 10, 2009 -
Sonics has announced that the company’s cumulative licensee shipments surpassed the 500 million unit mark at the end of 2008. For more than a decade, Sonics has been shipping its solutions to leading semiconductor companies including Texas Instruments, Broadcom Corp., Samsung and Toshiba.
-
Mar. 04, 2009 -
S2C today announced the representation of Northwest Logic in China. Northwest Logic's provides IP Cores interfacing to DDR3/2 SDRAM, RLDRAM II, PCI Express, PCI-X, PCI and MIPI. S2C will provide value-added support and services for Northwest IP core users throughout different design phases.
-
Mar. 02, 2009 -
Nuvation, introduces three new video security reference designs based on TI's new DaVinci(TM) DM357. Nuvation's IP Camera reference designs compress real-time, full-color 720x480 (D1) video over Ethernet at up to 30 frames per second.
-
Feb. 26, 2009 -
Mentor Graphics and Cadence Design Systems today announced they have extended the Open Verification Methodology (OVM) to include the Unified Coverage Database (UCDB) application program interface (API) and an XML interchange format.
-
Feb. 23, 2009 -
Cadence today announced the release of open source libraries for e and SystemC languages to support the Open Verification Methodology (OVM).
-
Feb. 23, 2009 -
Cadence today announced availability of a new single-license model that grants verification teams access to the extensive Cadence® Incisive® Verification IP (VIP) Portfolio.
-
Feb. 19, 2009 -
Innovative Logic announced today the first release of USB 3.0 Device Controller IP. Inno-Logic's USB3.0 IP offering includes implementation IP as well as verification IP by making use of industry standard latest tools and methodologies.
-
Feb. 13, 2009 -
Open Virtual Platforms (OVP) today released new native SystemC transaction level modeling (TLM)-2.0 technology to use with OVP CPU models that run to the speed of one billion (1B) instructions per second (1,000 MIPS).
-
Feb. 13, 2009 -
The total revenues of 2008 were 9.28B NTD, an increase of 33% from 2007 (6.99B NTD). Total revenue from 65nm and 90nm reached 21%. Further breakdown of the revenue showed that 66% of NRE revenue came from 65nm and 90nm, and 11% of Turnkey revenue was from 90nm. The North American and Japanese markets ...
-
Feb. 09, 2009 -
Synopsys today introduced its expanded Confirma™ rapid prototyping platform. The addition of the recently acquired CHIPit® products, tools and technologies simplifies the implementation and deployment of rapid prototypes, allowing users to begin hardware-assisted system validation and embedded software ...
-
Feb. 05, 2009 -
Cadence reported fourth quarter 2008 revenue of $227 million, compared to revenue of $458 million reported for the same period in 2007. The net loss for fiscal year 2008 was $1.85 billion, or $(7.29) per share on a diluted basis, compared to net income of $296 million, or $1.01 per share on a diluted ...
-
Feb. 02, 2009 -
At up to 50 percent lower power and 20 percent lower cost than previous generations, the new Virtex-6 FPGA Family delivers the right mix of flexibility, hard intellectual property (IP) cores, transceiver capabilities, and development tool support that enables Xilinx customers to meet the demands of ...
-
Feb. 02, 2009 -
With samples shipping now, the new Spartan-6 FPGA Family offers an optimal balance of cost, power, performance, and development tool support for creating innovative end products targeting consumer, automotive, surveillance, wireless, and other cost-sensitive markets. Built for connectivity and low power, ...
-
Jan. 29, 2009 -
IPextreme today makes version 4.6 of CoReUse™ available to customers. This latest version incorporates improvements into the published e-books as well as the accompanying CoReUse compliance checking tool, QCore™.
-
Jan. 21, 2009 -
IPextreme is celebrating the first anniversary of the launch of its Core Store™, the breakthrough online store for semiconductor IP.
-
Jan. 21, 2009 -
Cadence today announced the integration of FPGA-synthesis for Altera and Xilinx FPGAs with the Cadence® C-to-Silicon Compiler, its flagship electronic system-level (ESL) technology for hardware design and implementation.
-
Jan. 20, 2009 -
PROTOtyping Japan today announced a new partnership with S2C to distribute S2C’s SoC prototyping products in Japan in consideration of the growing market demand in reliable, easy-to-use, and cost-effective FPGA-based prototyping solutions.
-
Jan. 13, 2009 -
IPextreme has teamed with Mentor Graphics to offer up its line of 8051 cores for commercial licensing. Originally part of Mentor Graphics’ Inventra™ IP business, the M8051 is a silicon-proven, synthesizable processor core that is binary compatible to 8051 devices and is available in both VHDL and ...
-
Jan. 12, 2009 -
Cadence Design Systems announced today that Fujitsu Microelectronics Limited has taped out a 65nm mobile WiMAX design using Fujitsu Reference Design Flow 3.0, which includes Common Power Format (CPF) enabled Cadence® Low-Power technologies.
-
Jan. 09, 2009 -
Cadence Design Systems today announced that its Board of Directors has unanimously appointed Lip-Bu Tan as president and chief executive officer, effective immediately. Tan, who had been serving as interim vice chairman of the Board of Directors of Cadence® and member of the Interim Office of the Chief ...
-
Jan. 07, 2009 -
Synopsys today announced that its DesignWare® digital controller and PHY IP for the PCI Express® 2.0 technology is the first complete, single-vendor PCI Express 2.0 IP solution to successfully pass the PCI Express 2.0 compliance testing at the PCI-Special Interest Group (PCI-SIG®) workshop held in ...
-
Dec. 22, 2008 -
S2C is pleased to announce today its partnership with Phylinks to distribute an array of PHY Intellectual Properties (IP) in China. Phylinks’ IP products include PCI Express Gen 1 and Gen 2, SATA Gen I and Gen 2, USB 1.1, 2.0 and OTG, IEEE 1394a, and high-speed SerDes PHY cores.
-
Dec. 19, 2008 -
IPextreme has validated its Multi-CAN Controller, its CJTAG-IEEE1149.7 IP cores and its 32-bit Power Architecture e200, V1 ColdFire, V2 ColdFire, 16-bit CR16CP and 8-bit HCS08 processor cores for use with Mentor Graphics Precision® Synthesis flow.
-
Dec. 16, 2008 -
Under this agreement, ChipStart will offer LogicVision's ETCreate series Built-In Self-Test (BIST) and Built-In Self-Repair (BISR) software and IP products integrated into the new TestStart embedded memory system.
-
Dec. 15, 2008 -
The field-programmable gate array (FPGA) market has experienced lackluster and flat growth in recent times. But now, the sector faces a set of new challenges that could threaten the business.
-
Dec. 11, 2008 -
Cadence reported third quarter 2008 revenue of $232 million, compared to revenue of $401 million reported for the same period in 2007. On a GAAP basis, Cadence recognized a net loss of $169 million, or $(0.67) per share on a diluted basis, in the third quarter of 2008, compared to net income of $73 ...
-
Dec. 10, 2008 -
The Freescale HCS08 is a synthesizable, state-of-the-art, high performance and low power 8-bit microprocessor that can be easily integrated into any ASIC or FPGA design. The HCS08 also provides an easy migration path to Freescale’s 32-bit ColdFire architecture.
-
Dec. 03, 2008 -
The AMS draft 1 standard proposes the first definitions for the design and modeling of embedded analog/mixed-signal systems at higher levels of abstraction, such as those found in telecommunication, automotive and imaging sensor applications.
-
Dec. 04, 2008 -
The solution enables the easy and flexible reuse of legacy Verification Methodology Manual (VMM) code within an OVM environment.
-
Dec. 04, 2008 -
Cadence Design Systems today announced the release of an open-source SystemVerilog solution to help users include Synopsys' Verification Methodology Manual verification IP (VMM VIP) as they adopt the advanced environments supported by the Open Verification Methodology (OVM).
-
Dec. 04, 2008 -
Cadence Design Systems today introduced six additional verification IP (VIP) to its Incisive® VIP portfolio, each designed to speed verification of designs based on the emerging Mobile Industry Processor Interface (MIPISM) standard.
-
Dec. 02, 2008 -
EVE today announced the formation of the EVE University Connection Program created to supply universities with first-rate technology to bridge the integration of hardware and software for system-on-chip (SoC) design.