40nm 1.1V 6.0GHz-9.4GHz Fractional-N RF PLL
ASIL D Ready Security Enhancement Package for EV6x Embedded Vision Processors
VDC-M (VESA Display Compression-M) Encoder
UFS 3.0 Host Controller with AES Encryption compatible with M-PHY 4.0 and UniPro 1.8
Rambus takes aim at ARM in IoT security
Dolphin Integration introduces new Dual Port memory compilers in TSMC 40 nm
Synopsys Introduces Industry's First ASIL D Ready Embedded Vision Processor IP for ADAS Applications and Self-Driving Vehicles
Multi-Channel Multi-Rate (MCMR) Forward Error Correction (FEC) - IP for High Speed Networking Applications
How to achieve low latency audio/video streaming over IP network?
Packet-based fronthaul - a critical enabler of 5G
New Research Enablement Kit: SoC Design and Prototyping
World's First ASIL D Ready EV Processor (Pair it with USB!)
Behind-the-Scenes of the Universe's First USB 3.2 Demonstration
© 2018 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Visit our new Partnership Portal for more information.
Suppliers, list your IPs for free.
English
Previous Page