aes amba ahb IP core / Semiconductor IP / Silicon IP

≡ Menu Design And Reuse

Company
|
D&R China
|
dr-embedded.com
|
Wiki
|
English Chinese

Login
|
Subscribe to D&R SoC News Alert

Design And Reuse

Search IP
News
- Categories
- Latest News
  - CEVA Celebrates 15 Billionth CEVA-powered Chip Shipped
    Tuesday Aug. 09, 2022
  - Arm achieves record revenue and shipments in Q1 FY 2022
    Monday Aug. 08, 2022
  - Brite Semiconductor provides xSPI/Hyperbus™/Xcella™ controller and PHY total solution
    Friday Aug. 05, 2022
Industry Articles
- Categories
- Featured Articles
  - MIPI in next generation of AI IoT devices at the edge
    Monday Aug. 08, 2022
  - A Generic Solution to GPIO verification
    Monday Aug. 01, 2022
  - Scalability - A Looming Problem in Safety Analysis
    Wednesday Jul. 27, 2022
Blogs
- Industry Expert Blogs
  - Achieving Greater Safety for Tomorrow's Autonomous Vehicles
    Synopsys Blog - Yankin Tanurhan, Synopsys
  - Synopsys Introduces Industry's First CXL 3.0 Verification Solution
    VIP Experts Blog - Synopsys
  - CXL 3.0 Turns Up Scalability to 11
    Rambus Blog -
Videos
Podcast
Events
- IP-SOC 2022 Archives

Choose a filter
- Full Site Search
- Silicon IP
- Verification IP
- Software IP
- News
- Industry Articles

You are here:

Silicon IP Catalog >
aes amba ahb

Search for Silicon IP

Refine your search >>

Narrow your Selection

Refine by ASIC Foundry

TSMC

7 nm
16 nm
28 nm
40 nm

Refine by FPGA Package

Altera

APEX 20KC
APEX 20KE
APEX II
Arria 10
Arria GX
Arria II GX
Arria II GZ
Arria V GT
Arria V GX
Arria V GZ
Arria V ST
Arria V SX
Cyclone
Cyclone II
Cyclone III
Cyclone III LS
Cyclone IV GX
Cyclone V GT
Cyclone V GX
Cyclone V SE
Cyclone V ST
Cyclone V SX
HardCopy
HardCopy II
HardCopy III
HardCopy IV E
HardCopy IV GX
MAX 10
MAX II
MAX V
Stratix
Stratix 10
Stratix GX
Stratix II
Stratix II GX
Stratix III
Stratix III E
Stratix IV
Stratix IV GT
Stratix IV GX
Stratix V E
Stratix V GS
Stratix V GT
Stratix V GX

Lattice

LatticeEC/ECP
LatticeECP2
LatticeECP2M
LatticeECP3
LatticeECP5
LatticeSC
LatticeSCM
LatticeXP
LatticeXP2
MachXO
MachXO2
MachXO3
Platform Manager
Power Manager II
ispClock
ispMACH 4000

Microsemi

Axcelerator
Fusion
IGLOO
IGLOO PLUS
IGLOO nano
MX
ProASIC3
ProASIC3 nano
ProASIC3L
ProASICPLUS
RT ProASIC3
RTAX-S/SL/DSP
RTSX-SU
SX-A
SmartFusion
eX

Xilinx

Artix-7
Artix-7 -2L
Kintex UltraScale
Kintex UltraScale+
Kintex-7
Kintex-7 -2L
Spartan-3
Spartan-3 XA
Spartan-3A
Spartan-3A DSP
Spartan-3A DSP XA
Spartan-3A XA
Spartan-3AN
Spartan-3E
Spartan-3E XA
Spartan-6
Spartan-6 -1L
Spartan-6 HXT
Spartan-6 LX
Spartan-6 LXT
Spartan-6 XA
Spartan-6 XC
Spartan-II
UltraScale
UltraScale+
Virtex UltraScale
Virtex UltraScale+
Virtex-4
Virtex-4 FX
Virtex-4 LX
Virtex-4 SX
Virtex-4 XA
Virtex-5
Virtex-5 FX
Virtex-5 FXT
Virtex-5 LX
Virtex-5 LXT
Virtex-5 SX
Virtex-5 SXT
Virtex-5 TXT
Virtex-6
Virtex-6 -1L
Virtex-6 CXT
Virtex-6 HXT
Virtex-6 LX
Virtex-6 LXT
Virtex-6 SXT
Virtex-7
Virtex-7 -2L
Virtex-7 HT
Virtex-7 XT
Virtex-7T
Virtex-II Pro
Zynq-7000

Refine by Provider

To get full access, please login here.

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for aes amba ahb products
Contact information for aes amba ahb Suppliers

Please log in here to your account.

New user ? Signup here.

Aes amba ahb IP Listing

27 IP Cores

Looking for a specific IP ?
Save time, post your request

Advanced Encryption Standard (AES-128) core with AMBA AHB interface

The GRAES core implements the Advanced Encryption Standard (AES) symmetric encryption algorithm for high throughput application (like audio or video streams). The implemented AES-128 algorithm ...

1
Fault Resistant AES Core

AES IP is a AES Engine compliant to NIST FIPS-197 Advanced Encryption Standard. The IP can be programmed to encrypt or decrypt a 128-bit blocks of data using a 128-bit, 192-bit or 256-bit key. ...

2
AES Core

AES IP is a AES Engine compliant to NIST FIPS-197 Advanced Encryption Standard. The IP can be programmed to encrypt or decrypt a 128-bit blocks of data using a 128-bit, 192-bit or 256-bit key. ...

3
AHB AES with DMA (70122)

The Advanced Encryption Standard (AES) IP Core is a complete hardware implementation encryption/decryption algorithm described in the U.S. Government Federal Information Processing Standards ...

4
AES + SHA DMA Crypto Accelerator

The EIP-120 is a low-power low-gatecount crypto core with DMA capability and local key storage. Compared to a software only solution, the core provides higher performances and additional security ...

5
Configurable AES Core with APB or AHB interface

eSi-AES is a range of sophisticated AES cores for use in ASIC or FPGA technologies. They can be configured to customer the requirements to enable a flexible trade-off of key size, modes and ...

6
Wireless USB Host Controller

HCL has developed the Device controller for wireless USB which converts the wired USB2.0 device packets to wireless packets based on WUSB specification Rev1.0 thereby maintaining the backward ...

7
Wireless USB Device Controller

HCL has developed the Device controller for wireless USB which converts the wired USB2.0 device packets to wireless packets based on WUSB specification Rev1.0 thereby maintaining the backward ...

8
IP Platform for BLE 5.2 IoT Sensors

The LP1-100 IP Platform is built around the BLE 5.2 connectivity standard. This platform consists of a Bluetooth 5.2 Low Energy Controller and the LP-NNP IP. The LP1-100 IP Platform is designed ...

Evaluation Platform Available

9
IP Platform for AI-Enabled IEEE 802.15.4 Smart Sensors

The LP1-120 IP Platform is built around the IEEE 802.15.4 connectivity standard. This platform consists of the IEEE 802.15.4 MAC and PHY, a sensor fusion IP, and the LP-NNP IP. The LP1-120 IP ...

Evaluation Platform Available

10
IP Platform for Bluetooth 5.2

The LP1-200 IP Platform is built around the Bluetooth 5 connectivity standard. It consists of a Bluetooth 5.2 Low Energy and BR-EDR controllers, an optional low power audio IP and a low power ...

Evaluation Platform Available

11
IP Platform for BLE 5.2 and 802.15.4 IoT Sensors

The LP1-220 IP Platform is built around the BLE 5.2 and 802.15.4 connectivity standards. This platform consists of a Bluetooth 5.2 Low Energy Controller and the 802.15.4 MAC and PHY. It also ...

Evaluation Platform Available

12
Secure AHB Performance Subsystem - ARM M3 (70158)

The Silvaco Secure AHB Performance Subsystem is a high-performance AHB subsystem that allows for a high level of hardware and software security. It integrates a security conscious processor, ...

13
Configurable AMBA bus SoC platform

The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) development. The IP cores are centered around the common on-chip bus, and use a coherent method ...

14
AES - Full hardware implementation of NIST FIPS PUB 197 algorithm. 128 bit data and programable 128/192/256 key length

The use of IP cores in ASIC, FGPA and system-on-chip (SoC)design has become a critical methodology as companies struggle to address the need for rapid prototyping and production. Reusable, drop-in ...

15
IP Platform for Multiprotocol IoT Gateway

The LP1-300 IP Platform is a rich gateway platform for IoT. It consists of a Bluetooth 5.2 Low Energy and BR-EDR Controllers and an 802.15.4 MAC and PHY layers. It also includes a sensor fusion ...

Evaluation Platform Available

16
SPI FLASH Controller with Execute in place – XIP (SINGLE, DUAL and QUAD SPI Bus Controller with DDR / DTR support and optional AES Encryption)

The DFSPI is a fully configurable SINGLE, DUAL, QUAD and OCTAL SPI master/slave device, which allows user to configure polarity and phase of serial clock signal SCK. As an option, the DFSPI ...

17
Hardened 128-bit Advanced Encryption Standard (AES) coprocessor

The AES Coprocessor encrypts and decrypts 128-bit data blocks by computing an AES algorithm with a 128, 192 or 256-bit key through a highly secure architecture (SPA, DPA[1] and fault hardened). ...

18
AES Multi-purpose crypto engine

The AES Crypto Engine IP Core is based on a very flexible wrapper. This wrapper supports a wide selection of programmable ciphering modes: ECB, CTR, CBC, CFB, OFB, OMAC, CCM, GCM, XTS, ... ...

19
Memory & Bus Protection IP Core

The Memory & Bus Protection IP Core module enables on-the-fly encryption/decryption and authentication to the external memory. It supports AHB/AXI slave/master interfaces, APB port for configuration ...

20
Inline Decrypter IP Core

The Inline Decrypter IP Core enables on-the-fly execution of encrypted code from Flash. It is often used to protect the source code from decompiling or reverse engineering. This solution ...

21
Bluetooth controller for connectivity with low-power consumption for extended battery life

Synopsys’ DesignWare® Controller IP for Bluetooth low energy, Thread, and Zigbee delivers secure, concurrent wireless connectivity for Internet of Things (IoT) applications such as wearables, ...

22
Bluetooth 5 controller for secure connectivity with low-power consumption for extended battery life

Synopsys’ DesignWare® Controller IP for Bluetooth low energy, Thread, and Zigbee delivers secure, concurrent wireless connectivity for Internet of Things (IoT) applications such as wearables, ...

23
Bluetooth, Thread, and Zigbee controller for secure and concurrent wireless connectivity with low-power consumption

Synopsys’ DesignWare® Controller IP for Bluetooth low energy, Thread, and Zigbee delivers secure, concurrent wireless connectivity for Internet of Things (IoT) applications such as wearables, ...

24
DesignWare Controller IP for Bluetooth 5.2, Thread, and Zigbee

Synopsys’ DesignWare® Controller IP for Bluetooth low energy, Thread, and Zigbee delivers secure, concurrent wireless connectivity for Internet of Things (IoT) applications such as wearables, ...

25
DesignWare Bluetooth Controller IP

Synopsys’ DesignWare® Controller IP for Bluetooth low energy, Thread, and Zigbee delivers secure, concurrent wireless connectivity for Internet of Things (IoT) applications such as wearables, ...

26
QSPI FLASH Controller – XIP functionality (SINGLE, DUAL and QUAD SPI Bus Controller with Double Data Rate support)

The SPI is a fully configurable SINGLE, DUAL, QUAD and OCTAL SPI master/slave device, which allows user to configure polarity and phase of serial clock signal SCK. The SPI controller is fully ...

27

IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (6 500 products from more than 400 companies)

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy