-
May. 11, 2011 -
SpringSoft today announced advancements to its Certitude™ Functional Qualification System that enable broader and more efficient deployment of verification qualification methodologies.
-
May. 09, 2011 -
Cadence today announced it has collaborated with TSMC to deliver their customers DFM expertise and technology in a service model.
-
May. 04, 2011 -
Cadence today announced a breakthrough in electronic design with a new suite of products that promises to cut system integration time by up to half for next-generation designs. Bringing hardware and software development closer together than ever before, the suite features four connected platforms that ...
-
Apr. 28, 2011 -
PLDA and Aldec today announced the immediate availability of PLDA’s EZDMA IP solution, supporting Aldec’s Riviera-PRO for Linux and Active-HDL for Windows.
-
Apr. 28, 2011 -
Cadence Design Systems today announced results for the first quarter of fiscal year 2011. Cadence reported first quarter 2011 revenue of $266 million, compared to revenue of $222 million reported for the same period in 2010.
-
Apr. 27, 2011 -
HDL Design House today announced that it has signed a strategic agreement with Cadence Design Systems to join the Cadence IP Alliance program.
-
Apr. 14, 2011 -
Xylon today announced that it has released the logiVIEW-SVK, a complete development platform and toolset for developers of automotive multi-camera Surround View Driver Assistance (DA) Systems.
-
Apr. 11, 2011 -
Cadencetoday announced a DDR4 solution. The solution includes hard and soft PHY IP; controller IP; memory models; verification IP; tools and methodologies; and signal integrity reference designs for the package and board.
-
Mar. 31, 2011 -
ChipStart LLC announced today it has selected S2C, Inc. as a target vendor for prototyping and low volume deployment of ChipStart’s SSM SoC System Manager.
-
Mar. 30, 2011 -
Evatronix announced today the presentation on multi-configuration challenges in IP design and delivery that will be held on April 6th during the Design&Reuse IP-SoC Day event in Tel-Aviv, Israel.
-
Mar. 28, 2011 -
Cadence Design Systems today announced that it is first to market with a licensable, wide I/O memory controller core, along with an integration environment, that brings PC-like performance to mobile applications like smartphones and tablets.
-
Mar. 21, 2011 -
Xilinx today announced the beginning of the 7 series FPGA rollout with shipment of the first Kintex(TM)-7 K325T Field Programmable Gate Array (FPGA), marking the industry's fastest product rollout of next generation programmable logic devices built with 28nm technology.
-
Mar. 18, 2011 -
Dolphin Integration have developed techniques based on behavioral modeling to speed-up simulation and on detectors to reduce verification time and increase hierarchical verification coverage. Now that these methodologies have proven their added-value, Dolphin is spreading these techniques externally ...
-
Mar. 15, 2011 -
OSCI announce the continuing industry adoption of the SystemC Analog/Mixed-Signal (AMS) 1.0 Standard for mixed-signal system-level design. NXP Semiconductors, STMicroelectronics and Infineon Technologies, are integrating SystemC AMS extensions into their respective ESL design methodologies and mixed-signal ...
-
Mar. 14, 2011 -
Cadence today announced major enhancements to its Virtuoso®-based custom/analog flow, boosting productivity across the entire flow from initial design specification to final GDSII and for process nodes down to 20 nanometers.
-
Mar. 09, 2011 -
Synopsys today announced Synplify Pro, Synplify Premier and Synphony synthesis support for Xilinx's latest ISE® Design Suite (IDS) 13, which provides support for their 28-nanometer (nm) 7 series FPGAs.
-
Mar. 08, 2011 -
Xilinx today announced the immediate availability of ISE(R) Design Suite ISE13. New to the award winning design tool and IP suite are enhancements which improve productivity across SoC design teams and progression towards true plug-and-play IP that targets Spartan(R)-6, Virtex(R)-6 and 7 series FPGAs, ...
-
Mar. 01, 2011 -
Mentor Graphics today announced that it has embarked on a corporate-wide strategy aimed at transforming the integration and functional verification of complex System on Chip (SoC) designs. The strategy targets both near-term and long-range challenges with a blend of tools and methodologies that span ...
-
Feb. 28, 2011 -
Cadence today detailed the extensive expansion of its broad portfolio of verification IP (VIP) and memory models. The Cadence® VIP offering boasts support of new protocols such as ARM® AMBA® 4 and MIPI to address early IP verification and integration through to system validation in demonstration ...
-
Feb. 21, 2011 -
Accellera approved version 1.0 of its Universal Verification Methodology (UVM) standard.
-
Feb. 22, 2011 -
Cadence today announced that Broadcom is expanding its use of the Cadence® Verification Computing Platform, Palladium® XP, to help validate its complex system designs before committing them to silicon.
-
Feb. 21, 2011 -
Achronix today announced the closing of a formal agreement with Mentor Graphics to provide advanced synthesis support for Achronix Semiconductor’s Speedster22i Field Programmable Gate Arrays (FPGAs).
-
Feb. 21, 2011 -
At the 2011 International Solid-State Circuits Conference (ISSCC) here, Texas Instruments Inc. and the Massachusetts Institute of Technology (MIT) will outline what could be a major breakthrough in the gap between performance demands and battery capacity in the mobile space.
-
Feb. 03, 2011 -
Synopsys today announced the verification FastForward migration program. The program helps Cadence® Incisive® and Mentor Graphics® Questa® users to migrate to the VCS® functional verification solution and benefit from its superior technologies.
-
Feb. 03, 2011 -
Cadence today announced results for the fourth quarter and fiscal year 2010. Cadence reported fourth quarter 2010 revenue of $249 million, compared to revenue of $220 million reported for the same period in 2009.
-
Jan. 31, 2011 -
Cadence today advanced the design of giga-gate/gigahertz system on chips (SoCs) with a proven digital end-to-end flow at 28 nanometers that yields both performance and time-to-market advantages.
-
Jan. 31, 2011 -
Xilinx today announced the acquisition of high level synthesis leader AutoESL Design Technologies, Inc.
-
Jan. 31, 2011 -
Paradigm Works today announced that it has released VerificationWorks™, a verification productivity software suite that enables rapid project rampup for UVM, VMM, and OVM-compliant environments.
-
Jan. 28, 2011 -
Accellera announced today that its Board of Directors approved a new version of Accellera's Standard Co-Emulation Modeling Interface (SCE-MI) specification as a new Accellera verification standard.
-
Jan. 24, 2011 -
Avery Design Systems today announced it has developed a new capability for Insight formal analysis tool which automatically synthesizes assertions and coverage properties and automates assertion and coverage based verification methodologies.
-
Jan. 18, 2011 -
Mentor Graphics today announced it has collaborated with the Common Platform Alliance (CPA) members, IBM, GLOBALFOUNDRIES and Samsung, to design a test chip using its netlist-to-GDSII solution for CPA 32nm and 28nm high-k metal gate (HKMG) IC manufacturing technologies.
-
Jan. 18, 2011 -
Cadence today introduced a qualified 32/28-nanometer reference flow targeting Common Platform™ technology. Cadence® collaborated closely with members of the Common Platform alliance—IBM, GLOBALFOUNDRIES, and Samsung Electronics—to develop a flow from RTL synthesis to GDSII signoff for the advanced ...
-
Jan. 17, 2011 -
Synopsys today announced it is delivering a low power, high-performance system-on-chip (SoC) design solution optimized for the Common Platform alliance (CPA) 28-nanometer(nm) high-k metal gate (HKMG) technology.
-
Jan. 13, 2011 -
GLOBALFOUNDRIES today introduced the industry's first 28nm silicon-validated signoff-ready digital design flows to help chip designers deliver the next generation of power-sensitive mobile and consumer electronic devices.
-
Jan. 10, 2011 -
S2C announced the addition of 7 new Prototype Ready accessories to its growing library of pre-engineered hardware and software components aimed at speeding the development of SoC prototypes.
-
Jan. 10, 2011 -
Cadence today announced significant new advancements to help boost verification productivity for ASIC and FPGA designers.
-
Jan. 10, 2011 -
EVE, the leader in hardware/software co-verification, closed out Calendar Year 2010 with more than 50 percent revenue growth, double-digit profitability and increased market share.
-
Jan. 10, 2011 -
SpringSoft today announced that its Certitude™ Functional Qualification System has been successfully deployed by Fujitsu Semiconductor. The Certitude software enables engineers in the company’s Automotive Business Unit to raise the quality of verification environments and intellectual property (IP) ...
-
Jan. 06, 2011 -
Xilinx today announced a new version of its Spartan(R)-6 FPGA Consumer Video Kit. Co-developed with and distributed by Tokyo Electron Device, the Consumer Video Kit supports the latest serial digital TV interfaces, including DisplayPort 1.1a, V-by-One(R) HS, HDMI(TM) 1.4a (now supporting 3DTV) and LVDS ...
-
Dec. 08, 2010 -
Cadence today announced that Fujitsu Semiconductor Limited now supports the Cadence® C-to-Silicon Compiler for high-level synthesis in ASIC design flows.